User Module Datasheet: 8-Bit PWM Dead Band Generator Datasheet PWMDB8 V 2.5 (CY8C29/27/24/22/21xxx, CY8C23x33, CYWUSB6953, CY8CLED02/04/08/16, CY8CLED0xD, CY8CLED0xG, CY8CTST110, CY8CTMG110, CY8CTST120, CY8CTMG120, CY8CTMA120, CY8CTMA140, CY8C28x45, CY8CTMA30xx, CY8C28x45, CY8CPLC20, CY8CLED16P01, CY8C28xxx)
Last Updated: 10/16/2012
|
|
|
Version: 2.5
|
Features and Overview
-
8-bit general purpose pulse width modulator (PWM) with an 8-bit dead band generator consumes two PSoC blocks
-
Phase1 and Phase2 underlapped outputs track the frequency of the generated PWM signal
-
Programmable duty cycle
-
Programmable dead time
-
Dead Band Kill input drives Phase1 and Phase2 outputs low
-
Counter clocking up to 48 MHz
-
Interrupt option triggered on rising edge of the PWM generated signal or counter terminal count
The 8-bit PWMDB User Module is a pulse width modulator combined with an 8-bit dead band generator. The pulse width modulator provides a programmable period and pulse width input signal to the dead band generator. The dead band generator outputs two under-lapped signals, with programmable dead time at the same frequency as the input signal. When asserted, the Dead Band Kill input drives the Phase1 and Phase2 output signals low. The clock and enable signals can be selected from several sources. The Phase1 and Phase2 output signals can be routed to the external pin ports or to the global output buses for internal use by other user modules. An interrupt can be programmed to effectively trigger on both edges of the pulse width modulator output.
|
这些文档仅供参考。赛普拉斯、赛普拉斯管理层、雇员及分销商对翻译错误不承担任何责任。当您在设计开发过程中使用这些文档时，我们强烈建议您参照英文版本。
これらの文献はあくまでもご参考のためのみに日本語翻訳されています。誤訳によるトラブルが発生した場合、Cypress Semiconductor Corp. 全ての子会社、関連会社、役員、従業員、販売代理店は一切の責任を負いかねます。
最新の英語版オリジナル文献を必ずご参照いただくことをお勧め致します。
Translated documents are for reference only. We recommend that you refer to the English-language version of a document if you are engaged in development of a design.
Spec No: 001-13583;
Sunset Owner: VED;
Secondary Owner: LHO;
Sunset Date: 06/06/11
|
|