Exploring Termination Options For High-Speed Interfaces
Last Updated: 11/13/2008
|
|
|
With the continuous demand for higher performance networking systems, memory devices are evolving to more closely match the needs of these applications. Specialized high-speed memory products that optimize memory bandwidth for specific system architecture are successfully increasing overall performance in a variety of networking systems. With the advent of these high-speed memories signal integrity has become a big issue. To curtail this problem, different termination schemes can be implemented. To view more on this topic, click the download link above or visit Analog Zone.
|
这些文档仅供参考。赛普拉斯、赛普拉斯管理层、雇员及分销商对翻译错误不承担任何责任。当您在设计开发过程中使用这些文档时，我们强烈建议您参照英文版本。
これらの文献はあくまでもご参考のためのみに日本語翻訳されています。誤訳によるトラブルが発生した場合、Cypress Semiconductor Corp. 全ての子会社、関連会社、役員、従業員、販売代理店は一切の責任を負いかねます。
最新の英語版オリジナル文献を必ずご参照いただくことをお勧め致します。
Spec No: None;
Sunset Owner: OBS;
Secondary Owner: JMY;
Sunset Date: 11/09/11
|
|