Cypress Perform

Home > Documentation > Development Kits/Boards

CYS25G0101DX-EVAL

Last Updated: 02/08/2012

Cypress's CYS25G0101DX SONET OC-48 Transceiver is a communications building block for high-speed SONET data communications. It provides complete parallel-to-serial and serial-to-parallel conversions, clock generation, and clock and data recovery operations in a single chip, optimized for full SONET/SDH compliance.

The CYS25G0101DX Evaluation Board is designed for evaluating as well as understanding the characteristics of the CYS25G0101DX SONET/SDH Transceiver. The evaluation board provides the following advantages:

  • Flexible and easy to operate
  • On-board Cypress 120-pin thin quad flat pack (TQFP) CYS25G0101DX SONET/SDH Transceiver
  • Supports LVPECL or HSTL interfaces
  • Dip switch for selecting different diagnostic modes
  • Four diagnostic modes - Diagnostic Loopback mode, Line Loopback mode, Analog Line Loopback mode, and factory TEST0 (Parallel Line Loopback) mode
  • LFI and FIFO_ERR LEDs
  • Onboard oscillator for the REFCLK
  • Supports external clock source for the REFCLK
  • 16-bit RxD, 16-bit TxD bus, RXCLK, TXCLKI, TXCLKO interface
  • SMA connectors for CML input and output buffers
  • Separate Banana Jacks for all voltage sources for measuring current individually

For more information, please refer to the user's guide: CYS25G0101DX Evaluation Board User's Guide


这些文档仅供参考。赛普拉斯、赛普拉斯管理层、雇员及分销商对翻译错误不承担任何责任。当您在设计开发过程中使用这些文档时,我们强烈建议您参照英文版本。

これらの文献はあくまでもご参考のためのみに日本語翻訳されています。誤訳によるトラブルが発生した場合、Cypress Semiconductor Corp. 全ての子会社、関連会社、役員、従業員、販売代理店は一切の責任を負いかねます。 最新の英語版オリジナル文献を必ずご参照いただくことをお勧め致します。




Spec No: None; Sunset Owner: NVNS; Secondary Owner: RSUB; Sunset Date: 04/11/12

Rate Development ..

Related Pages