Cypress Perform

Home > Documentation > Datasheets

CY7C1345G: 4-Mbit (128 K × 36) Flow-Through Sync SRAM

Last Updated: 11/27/2014
Version: *N

4-Mbit (128 K × 36) Flow-Through Sync SRAM


  • 128 K × 36 common I/O
  • 3.3 V core power supply (VDD)
  • 2.5 V or 3.3 V I/O supply (VDDQ)
  • Fast clock-to-output times
    • 8.0 ns (100 MHz version)
  • Provide high performance 2-1-1-1 access rate
  • User selectable burst counter supporting Intel Pentium interleaved or linear burst sequences
  • Separate processor and controller address strobes
  • Synchronous self timed write
  • Asynchronous output enable
  • Available in Pb-free 100-pin TQFP package
  • ZZ sleep mode option

Functional Description

The CY7C1345G is a 128 K × 36 synchronous cache RAM designed to interface with high speed microprocessors with minimum glue logic. The maximum access delay from clock rise is 8.0 ns (100 MHz version). A 2-bit on-chip counter captures the first address in a burst and increments the address automatically for the rest of the burst access. All synchronous inputs are gated by registers controlled by a positive edge triggered Clock Input (CLK).


これらの文献はあくまでもご参考のためのみに日本語翻訳されています。誤訳によるトラブルが発生した場合、Cypress Semiconductor Corp. 全ての子会社、関連会社、役員、従業員、販売代理店は一切の責任を負いかねます。 最新の英語版オリジナル文献を必ずご参照いただくことをお勧め致します。

Related Files

    File Title Language File Size Last Updated
      CY7C1345G.pdf English 766 KB 11/27/2014
    Need help? Ask a question and find answers in the Cypress Developer Community Forums.

    Low/intermittent bandwidth users tip: Firefox and Chrome browsers will allow downloads to be resumed if your connection is lost during download.

Related Documentation

Related Resources

Spec No: 38-05517; Sunset Owner: PRIT; Secondary Owner: SZZX; Sunset Date: 06/15/20

Related Documentation

Related Resources

Related Pages

Related Parts

Spec No: 38-05517; Sunset Owner: PRIT; Secondary Owner: SZZX; Sunset Date: 06/15/20