Cypress Perform

Home > Documentation > Datasheets

CY7C1327G: 4-Mbit (256 K × 18) Pipelined Sync SRAM

Last Updated: 03/27/2014
Version: *O


4-Mbit (256 K × 18) Pipelined Sync SRAM

Features

  • Registered inputs and outputs for pipelined operation
  • 256 K × 18 common I/O Architecture
  • 3.3 V core power supply (VDD)
  • 2.5 V I/O power supply (VDDQ)
  • Fast clock-to-output times
  • Provide high performance 3-1-1-1 access rate
  • User-selectable burst counter supporting Intel® Pentium® interleaved or linear burst sequences
  • For more,  see pdf.


Functional Description

The CY7C1327G SRAM integrates 256 K × 18 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered clock input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining chip enable (CE1), depth-expansion chip enables (CE2 and CE3), burst control inputs (ADSC, ADSP, and ADV), write enables (BW[A:B], and BWE), and global write (GW). Asynchronous inputs include the output enable (OE) and the ZZ pin.


这些文档仅供参考。赛普拉斯、赛普拉斯管理层、雇员及分销商对翻译错误不承担任何责任。当您在设计开发过程中使用这些文档时,我们强烈建议您参照英文版本。

これらの文献はあくまでもご参考のためのみに日本語翻訳されています。誤訳によるトラブルが発生した場合、Cypress Semiconductor Corp. 全ての子会社、関連会社、役員、従業員、販売代理店は一切の責任を負いかねます。 最新の英語版オリジナル文献を必ずご参照いただくことをお勧め致します。




Related Files

    File Title Language File Size Last Updated
      CY7C1327G.pdf English 795 KB 12/24/2013
    Need help? Ask a question and find answers in the Cypress Developer Community Forums.

    Low/intermittent bandwidth users tip: Firefox and Chrome browsers will allow downloads to be resumed if your connection is lost during download.


Spec No: 38-05519; Sunset Owner: PRIT; Secondary Owner: UUB; Sunset Date: 06/15/20

Rate Datasheet

Related Pages

Related Parts

Spec No: 38-05519; Sunset Owner: PRIT; Secondary Owner: UUB; Sunset Date: 06/15/20