Cypress Perform

Home > Documentation > Datasheets

CY2300: Phase-Aligned Clock Multiplier

Last Updated: 07/30/2012
Version: *D


Phase-Aligned Clock Multiplier

Features

  • 4-multiplier configuration
  • Single PLL architecture
  • Phase alignment
  • Low jitter, high accuracy outputs
  • Output enable pin
  • 3.3 V operation
  • 5 V tolerant input
  • Internal loop filter
  • 8-pin 150-mil small-outline integrated circuit (SOIC) package
  • Commercial temperature
     

Functional Description

The CY2300 is a 4 output 3.3 V phase-aligned system clock designed to distribute high-speed clocks in PC, workstation, datacom, telecom, and other high-performance applications.

The part allows the user to obtain 1/2x, 1x, 1x and 2x REFIN output frequencies on respective output pins.


这些文档仅供参考。赛普拉斯、赛普拉斯管理层、雇员及分销商对翻译错误不承担任何责任。当您在设计开发过程中使用这些文档时,我们强烈建议您参照英文版本。

これらの文献はあくまでもご参考のためのみに日本語翻訳されています。誤訳によるトラブルが発生した場合、Cypress Semiconductor Corp. 全ての子会社、関連会社、役員、従業員、販売代理店は一切の責任を負いかねます。 最新の英語版オリジナル文献を必ずご参照いただくことをお勧め致します。




Related Files

    File Title Language File Size Last Updated
      CY2300.pdf English 389 KB 10/11/2010
    Need help? Ask a question and find answers in the Cypress Developer Community Forums.

    Low/intermittent bandwidth users tip: Firefox and Chrome browsers will allow downloads to be resumed if your connection is lost during download.


Spec No: 38-07252; Sunset Owner: TSAI; Secondary Owner: GOPA; Sunset Date: 06/14/11

Rate Datasheet

Related Pages

Related Parts