Cypress Perform

Home > Support & Community
support.cypress.com     Bookmark and Share
Support & Community

Knowledge Base Search



Selected Type:  I2C

Keyword: Product: Application:  
Results 1 - 23 of 23
Title Customer Rating Updated
Maximum I2C Speed at 3.3V - KBA85465
Question: What is the maximum communication speed of an I2C bus at 3.3V? Can I run the I2C at 400 kHz at 3.3V?

Not yet rated
04/26/13
Startup I2C Clock Rate for EZ-USB® FX2LP™ - KBA85384
Question: Can I change the clock rate of the I2C device to 100 kHz after startup? Must it be 400 kHz at startup to properly enumerate?

Not yet rated
03/22/13
I2C Read using FX2™ and FX2LP™ - KBA85382
Question: How is I2C read implemented in FX2 and FX2LP?

(4/5) by 1 user
03/22/13
I2C Signals from FX3 DVK to an External I2C Device - KBA83996
Question: Can I route the I2C signals from the FX3 Development Kit (DVK) to an external I2C device?

Not yet rated
03/19/13
Frequently Asked Questions about I2C lines - KBA85348

Not yet rated
01/03/13
Configuring a CY8C201xx Device for Use Either with External Pull-ups or With a Master Operating at Different VDD – KBA80735
Question: What action must be taken to use a CY8C201xx device either with external pull-ups or with a master operating at different VDD?

Not yet rated
07/03/12
Programming PSoC 1 using an I2C Bootloader
How to program a PSoC 1 MCU using an I2C interface?

Not yet rated
03/24/12
Clock Stretching and I2C speed
How does the I2C clock speed affect the duration of clock stretching introduced by the I2C slave?

Not yet rated
03/13/12
Series resistors on I2C lines
Why resistors of 330 ohm are required on I2C lines?

Not yet rated
01/16/12
Hung state on FX2 due to I2C STOP Bit
Why does the FX2 firmware hangs when the STOP bit is set after polling for the STOP bit.

Not yet rated
12/31/11
Waking up CY8C20xx6 using the I2C hardware address
How EzI2C UM (user module in PD5SP6 or earlier) can be modified so that the device (PSoC - CY8C20xx6) can be woken up from sleep by sending a targeted I2C read instruction from the master side.

Not yet rated
12/28/11
Choosing an I2C slave in PSoC1
Under what application needs should we use I2CHW slave and under what needs should we use EzI2Cs slave ?

Not yet rated
11/17/11
FX2LP I2C operating speed is lesser than the expected value
In FX2LP’s I2C interface, when we select 400 kHz, we only get ~300 kHz bus speed. Similarly when we select 100 kHz, we get ~85 kHz. What is the reason?

(2/5) by 1 user
06/17/11
Operating EZI2C in PSoC at lower than 50KHz frequency
I want to operate PSoC EZI2C as a slave in I2C communication. The I2C master clock frequency is 40KHz, but in designer the options available for CLK are 50KHz, 100KHz and 400KHz. Can PSoC respond to 40KHz ?

Not yet rated
06/13/11
I2C clock frequency of CapSense Exress device
What is the frequency at which I2C slave is configured in CapSense Express devices?

(3/5) by 2 users
04/01/11
Using FX2/FX2LP can I pull up SDA and SCL line to 5V power supply?
I would like to use an FX2/FX2LP with an I2C slave device operating at 5V. Can I pull up SDA and SCL line to 5V power supply?

Not yet rated
03/29/11
Where Can I Find an Example for I2C Operations (FX2LP)?
Where I can get any example for I2C operations of FX2LP?

Not yet rated
03/29/11
EZI2C does not work with address greater than 63
Why does the EZI2C UM does not work when I2C address is greater than 63?

Not yet rated
03/27/11
PSoC I2C Block Clock Stretching: Worst Case Duration

Not yet rated
06/29/10
I2C Clock Permanently Stuck To Logical Low

Not yet rated
06/15/10
PSoC1 I2C: Procedure for enabling block

Not yet rated
02/24/10
PSoC1 I2C: Usage description with sleep

Not yet rated
02/24/10
Rise and Fall time specifications for SCL and SDA lines of I2C

Not yet rated
09/17/09
Results 1 - 23 of 23
Sunset Owner: RAIK; Secondary Owner: GRAA;