Cypress Perform

Home > Support
support.cypress.com     Bookmark and Share
Support

Knowledge Base Search



Selected Type:  Specifications

Keyword: Product: Application:  
Results 1 - 25 of 266 2   3   4   5    ...  7   8   9   10   11   Next >
Title Customer Rating Updated
CapSense® CSD?">Sensitivity and Capacitance Range for the CY8C21x34 CSD - KBA82522
Question: How do you calculate the sensitivity and capacitance range for a capacitive touch sensing application designed using the CY8C21x34 CapSense® CSD?

Not yet rated
01/31/13
CapSense® CSD?">Calculating the Resolution for CY8C21x34 CapSense CSD - KBA82521
Question: How do you calculate the resolution of a capacitive touch sensing application designed using the CY8C21x34 CapSense® CSD?

Not yet rated
01/31/13
PSoC® 3 and PSoC 5 BSDL Files - KBA84780
Question: Where are the JTAG BSDL files for PSoC® 3 and PSoC 5LP devices located?

Not yet rated
12/07/12
Gerber Files of CY3684 FX2LP Development Kit – KBA83343
Question: Where can I find the Gerber files of CY3684 FX2LP Development kit?

Not yet rated
10/30/12
Can AT2LP be used for SATA Drives - KBA83342
Question: Can AT2LP be used for SATA drives?

Not yet rated
10/25/12
Current Drawn on XRES Pin of MiniProg1 - KBA83337
Question: How to calculate the current drawn on XRES pin of MiniProg1 during programming?

Not yet rated
10/25/12
Source/Sink Resistance of PSoC® 1 GPIO - KBA83806
Question: What are the source and sink resistances of PSoC 1 GPIO configured in strong drive mode?

Not yet rated
10/18/12
For HX2LP OVR# Pins, Whether They Have an Internal Pull-up Resistor or Need an External Pull-up - KBA82846
Question: The HX2LP datasheet states a default state of '1' for the OVR# pins. Do they have an internal pull-up resistor or do we need an external pull-up if the pins are not used?

Not yet rated
10/10/12
Workaround to Avoid the Glitch Generated by LVI/HVI Circuits of PSoC® 3 or PSoC 5 After Power Up - KBA83204
Question: PSoC 3 and PSoC 5 TM device Technical Reference Manuals (TRMs), in the section, “Processing a Low/High Voltage Detect Interrupt” specify the glitch conditions. A glitch will be generated after the device is powered up and configured to LVI/HVI circuits to trigger an interrupt instead of device reset. What is the code snippet which can be used to avoid this glitch?

Not yet rated
10/08/12
PSoC® 5 TM Generates LVD Trigger after Every Wakeup Though Supply Voltage is Above the Threshold - KBA83200
Question: PSoC 5 TM is generating LVI/HVI trigger after every wake-up from Low Power mode (Sleep) even though the supply voltage is above the Threshold set for Low Voltage Detect (LVD) trigger and less than the default threshold set for High Voltage Detect (HVD). What is the workaround for this issue?

Not yet rated
10/08/12
CY22392, Crystal Resistor
Is there any value or detriment to placing a resistor across the crystal on the input of the CY22392?

Not yet rated
08/03/12
Maximum Baud Rate supported by USBUART user module
What is the maximum Baud rate supported by USBUART user module?

Not yet rated
07/30/12
Reset mode current consumption
Why is the current consumption during XRES higher than the deep sleep current of the device CY8C20xx6A?

Not yet rated
06/13/12
Conditions for the Active Current in PSoC 3 data sheet
In the PSoC 3 Datasheet, the Active current is mentioned as 1mA (typical). What are the conditions based on which this Current value is calculated?

Not yet rated
05/07/12
Linear relationship between difference counts and Sensor Capacitance
What is the relation between difference counts and added finger capacitance in case of CSD of 21x34 devices?

Not yet rated
03/13/12
Effect of series resistor on raw counts of the sensor
In a CapSense application, does change in series resistors cause a change in raw-counts?

Not yet rated
03/13/12
Maximum allowed noise in CapSense
What is the maximum value of noise allowed in a CapSense application?

Not yet rated
03/13/12
Vih and Vil values when LDO enabled in CY8C20X66
If LDO on port 1 of CY8C20X66 is enabled for 1.8V, output signal levels(Voh, Vol) will be as per 1.8V Vdd, but what will be the input signal voltage specs(Vil, Vih)?

Not yet rated
03/13/12
Capsense Power Consumption
How to calculate the average power consumption for capsense devices?

Not yet rated
03/13/12
Electrical specification of USB interface of FX2LP
Where can the electrical specification of the USB interface of FX2LP be found?

Not yet rated
03/13/12
Reference frequency jitter requirement for the CY2308
What is the reference frequency jitter requirement for the CY2308?

Not yet rated
03/06/12
Significance of K in the part number CY22050KFZXC
What does the letter "K" mean in the part number CY22050KFZXC?

Not yet rated
12/07/11
Jitter Concerns Using the CY2308
When using the CY2308 zero delay buffer, does it generate any jitter of its own at the output with respect to its input?

Not yet rated
12/07/11
Power consumption by a GPIO during Pull Up or Pull Down mode
What is the power consumption by a GPIO when its drive mode is configured as Pull Up or Pull Down under different conditions?

Not yet rated
11/23/11
Calculating the current consumption of a PSoC1
How do I calculate the current consumption of a PSoC1 device?

Not yet rated
11/23/11
Results 1 - 25 of 266 2   3   4   5    ...  7   8   9   10   11   Next >