Cypress Perform

Home > Support & Community
support.cypress.com     Bookmark and Share
Support & Community

Knowledge Base Search



Selected Type:  Specifications

Keyword: Product: Application:  
Results 1 - 25 of 363 1  2   3   4   5    ...  11   12   13   14   15   Next >
Title Customer Rating Updated
How to Configure Unused Downstream Port (D+ and D-) in CY7C65640B/30/20 - KBA83523
Question: How should I configure the unused downstream port (D+ and D-) in CY7C65640B/30/20?
Not yet rated 		05/02/13
Operating Voltage Range for CapSense Express Devices - KBA82463
Question: What is the valid operating voltage range for CapSense Express devices?
Not yet rated 		04/09/13
Maximum Overlay Thickness for CapSense® - KBA82812
Question: What is the maximum overlay thickness for CapSense® sensors?
Not yet rated 		04/04/13
Connecting the TEST/I2C_SCL Pin of EZ-USB® HX2VL™ - KBA85448
Question: Do I need pull-up resistors to connect the TEST/I2C_SCL pin of an EZ-USB HX2VL device?
Not yet rated 		04/04/13
CapSense® CSD?">Sensitivity and Capacitance Range for the CY8C21x34 CSD - KBA82522
Question: How do you calculate the sensitivity and capacitance range for a capacitive touch sensing application designed using the CY8C21x34 CapSense® CSD?
Not yet rated 		01/31/13
CapSense® CSD?">Calculating the Resolution for CY8C21x34 CapSense CSD - KBA82521
Question: How do you calculate the resolution of a capacitive touch sensing application designed using the CY8C21x34 CapSense® CSD?
Not yet rated 		01/31/13
Human Body Model - KBA84770
Question: What is the human body model?
Not yet rated 		12/10/12
PSoC® 3 and PSoC 5 BSDL Files - KBA84780
Question: Where are the JTAG BSDL files for PSoC® 3 and PSoC 5LP devices located?
Not yet rated 		12/07/12
Number of I/O Pins in Non-USB PSoC® 3 and PSoC 5 Devices - KBA 84748
Question: In a PSoC® Creator™ project that uses non-USB PSoC 3 and PSoC 5 devices, why are there two additional I/O pins than what is actually used in the design?
Not yet rated 		12/04/12
Gerber Files of CY3684 FX2LP Development Kit – KBA83343
Question: Where can I find the Gerber files of CY3684 FX2LP Development kit?
Not yet rated 		10/30/12
Thermal Via for FX2/FX2LP 56-pin QFN Package Part - KBA83341
Question: Do I have to use the thermal via of the exposed paddle underneath FX2LP 56-pin QFN package part?
Not yet rated 		10/25/12
Can AT2LP be used for SATA Drives - KBA83342
Question: Can AT2LP be used for SATA drives?
Not yet rated 		10/25/12
Current Drawn on XRES Pin of MiniProg1 - KBA83337
Question: How to calculate the current drawn on XRES pin of MiniProg1 during programming?
Not yet rated 		10/25/12
Source/Sink Resistance of PSoC® 1 GPIO - KBA83806
Question: What are the source and sink resistances of PSoC 1 GPIO configured in strong drive mode?
Not yet rated 		10/18/12
For HX2LP OVR# Pins, Whether They Have an Internal Pull-up Resistor or Need an External Pull-up - KBA82846
Question: The HX2LP datasheet states a default state of '1' for the OVR# pins. Do they have an internal pull-up resistor or do we need an external pull-up if the pins are not used?
Not yet rated 		10/10/12
Workaround to Avoid the Glitch Generated by LVI/HVI Circuits of PSoC® 3 or PSoC 5 After Power Up - KBA83204
Question: PSoC 3 and PSoC 5 TM device Technical Reference Manuals (TRMs), in the section, “Processing a Low/High Voltage Detect Interrupt” specify the glitch conditions. A glitch will be generated after the device is powered up and configured to LVI/HVI circuits to trigger an interrupt instead of device reset. What is the code snippet which can be used to avoid this glitch?
Not yet rated 		10/08/12
PSoC® 5 TM Generates LVD Trigger after Every Wakeup Though Supply Voltage is Above the Threshold - KBA83200
Question: PSoC 5 TM is generating LVI/HVI trigger after every wake-up from Low Power mode (Sleep) even though the supply voltage is above the Threshold set for Low Voltage Detect (LVD) trigger and less than the default threshold set for High Voltage Detect (HVD). What is the workaround for this issue?
Not yet rated 		10/08/12
CY22392, Crystal Resistor
Is there any value or detriment to placing a resistor across the crystal on the input of the CY22392?
Not yet rated 		08/03/12
Maximum Baud Rate supported by USBUART user module
What is the maximum Baud rate supported by USBUART user module?
Not yet rated 		07/30/12
Zero Ohm Resistor for pull up/down in CY7B991 Select Lines
Are there any functional issues with using a zero ohm resistor to set the level to low for each of the select inputs 4F0, 4F1, 3F0, 3F1, 2F0, and 2F1?
Not yet rated 		07/25/12
Reset mode current consumption
Why is the current consumption during XRES higher than the deep sleep current of the device CY8C20xx6A?
Not yet rated 		06/13/12
Conditions for the Active Current in PSoC 3 data sheet
In the PSoC 3 Datasheet, the Active current is mentioned as 1mA (typical). What are the conditions based on which this Current value is calculated?
Not yet rated 		05/07/12
Spread Spectrum Clock (SSC) Input to Cypress Clock Device
Can I give Spread Spectrum Clock (SSC) input to any Cypress Clock device?
Not yet rated 		03/21/12
Linear relationship between difference counts and Sensor Capacitance
What is the relation between difference counts and added finger capacitance in case of CSD of 21x34 devices?
Not yet rated 		03/13/12
Effect of series resistor on raw counts of the sensor
In a CapSense application, does change in series resistors cause a change in raw-counts?
Not yet rated 		03/13/12
Results 1 - 25 of 363 1  2   3   4   5    ...  11   12   13   14   15   Next >
Sunset Owner: RAIK; Secondary Owner: GRAA;