Support & Community - Cypress Semiconductor

Home > Support & Community	support.cypress.com
Support & Community

Knowledge Base Search

Selected Type: All Knowledge Base Types
Keyword:	Product:	Application:

Results 1 - 25 of 122

1 2 3 4 5 Next >

Title	Customer Rating	Updated
Footprint / Landpattern of an SRAM? Where can i get recommended footprint / Landpattern for standard packages?	Not yet rated	09/12/12
Why do your address pins not match Samsungs or other vendors? Parts by other vendors are obsolete. In the Cypress equivalent part the address and data lines are different. Can i use Cypress part without changes in firmware?	Not yet rated	04/16/12
Vss and Vcc clarification Which pin is ground: Vcc or Vss?	Not yet rated	03/13/12
Floating data input on CMOS SRAM I used a SRAM which has a x32 configuration and now I am forced to use a x36 configuration. I have the 4 unused inputs floating. Is this okay?	Not yet rated	03/13/12
Do Address pins have internal Pull-up or Pull-down circuits? Do you have internal pullups or pulldowns on your address pins so that they may be left floating?	Not yet rated	03/13/12
Do you have Land Patterns or layouts Do you have a recommended land pattern for my Cypress device?	Not yet rated	03/13/12
Does What does the 'T' at the end of some part numbers mean?	Not yet rated	03/13/12
How to Submit Parts for FA How can I send a device in for failure analysis?	Not yet rated	03/13/12
/BUSY & /INT signal architectures: Migrating from RAM28 to RAM42 technology What is the difference in the IO architecture for /BUSY and /INT signals between the RAM28 and the RAM42 Dual Port SRAMs?	Not yet rated	02/13/12
/BUSY Signal in Dual Port SRAMs /BUSY signal functionality in Dual Port SRAMs	Not yet rated	02/07/12
Lead Free (Pb-free) Dual Port/FIFO/Quad Port Part Number Change Question: What changes are made to the Lead Free (Pb-free) part numbers for specialty memory (Dual Port/FIFO/Quad Port) products?	Not yet rated	12/28/11
Clock requirement when no read or write accesses are occurring in FullFlex DPRAMs Question: Does the clock always have to be provided to the device even when no read or write accesses are occurring in FullFlex DPRAMs?	Not yet rated	12/28/11
Upgrading the 4-Meg (CY7C0852V/AV) Dual-Port to a 9-Meg (CY7C0853V/AV) Dual-Port What are the pin considerations while upgrading from a 4-Meg (CY7C0852V/AV) Dual-Port to a 9-Meg (CY7C0853V/AV) Dual-Port?	Not yet rated	12/01/11
Cypress 100-Pin TQFP Land Pad Geometry - What are the dimensions of the feet in the 100-pin TQFP package? - What size should the pads on my board be for a 100-pin TQFP device? - Suggestions for how to lay out board?	Not yet rated	10/11/11
Premature PCI cycle end What happens on a premature cycle end for the PCI-DP, e.g. by making SELECT inactive before the fourth DWORD?	Not yet rated	10/11/11
Accessing Operations Registers and Shared Memory - Are there any timing differences between the register access and shared-memory access? - Do the same rules apply for reading and writing to the operations registers versus the shared memory?	Not yet rated	10/11/11
Arbitration register - How is the arbitration register used in the PCI-DP? - Does the arbitration register prevent collisions?	Not yet rated	10/11/11
External Vcc Clamps Are external e.eV IO Clamps needed for the PCI-DP?	Not yet rated	10/11/11
Interfacing 5V dual-ports with both 5V and 3.3V processors - Can I power the 5V dual-port with a 3.3V supply (accepting a reduction in speed)? - I need to interface the dual-port to 5V parts and to 3.3V parts. Is this going to work safely? - If the two processors attached to the dual-port have different I/O standards (for example, one processor is TTL and one is CMOS), can I still use your dual-port?	(4/5) by 1 user	10/11/11
Minimum / maximum read and write pulse widths	Not yet rated	10/11/11
Clearing interrupts in the Host Interrupt Event Status Register - How do I clear interrupts in the Host Interrupt Control and Status Register? - How do I clear interrupts in the Local Processor Interrupt Control Status Register?	Not yet rated	10/11/11
Shared memory arbitration - How do you prevent collisions in the PCI-DP? - Is there on-chip arbitration? - What happens if both the local bus and the PCI bus try to access the same memory location at the same time?	Not yet rated	10/11/11
NOP cycle in Cypress Dual-Ports - What is the NOP cycle in the Read Write Read waveform in dual-ports? - What does NOP stand for?	(3/5) by 2 users	10/11/11
Pin to pin compatibility issues of Cypress dual-ports In the IDT device IDT7006L25J, which is a 16K x 8 DPRAM, pins 2 and 33 are No Connect (NC) whereas the correspnding pins in CY7C006A have A14L and A14R for those pins respectively. Is the Cypress part pin-to-pin compatible?	Not yet rated	10/11/11
Accessing the EEPROM - How to check the access the serial EEPROM attached to the PCI-DP? - Is there a way to access (read / write) the boot EEPROM?	(2.5/5) by 2 users	10/11/11

Results 1 - 25 of 122

1 2 3 4 5 Next >

Cypress Perform