|
Title
|
Customer Rating
|
Updated
|
AN4078 - Migrating From EZ-USB® FX2™ to EZ-USB FX2LP™
AN4078_C provides details on how to migrate an EZ-USB FX2 based design to EZ-USB FX2LP based design. It highlights the differences between the EZ-USB FX2LP™ and EZ-USB FX2™. It also provides a brief description of the whole product support collateral available for development work with FX2LP.
|
(5/5) by 1
user
|
09/11/12 |
AN66311 - Timing Recommendation for Byte Enables and Chip Enables in MoBL® SRAMs
AN66311 provides timing recommendations for the use of byte enable pins (BHE and BLE) and chip enables (single or dual, as applicable) in select Cypress MoBL® SRAMs. Note that the datasheet should be read before implementing timing recommendations mentioned in this document.
|
(5/5) by 1
user
|
09/11/12 |
AN1236 - CY23FP12 Field Programming Guide
The various programmable options of the CY23FP12 high performance zero delay buffer (ZDB) makes it a versatile clock distribution solution. The device architecture, programmable options, programming process, and software configuration tools of the CY23FP12 ZDB are explained in detail.
|
(4/5) by 1
user
|
09/11/12 |
AN76348 - Migrating from EZ-USB® FX2LP™ Based Design to EZ-USB FX3 Based Design
AN76348 tells you how to modify the top-level application to migrate an EZ-USB® design based on FX2LP™ to one based on FX3™. This application note highlights the differences between FX3 and FX2LP in architecture, hardware level, and firmware framework using a bulkloop example.
|
(5/5) by 1
user
|
09/06/12 |
AN49107 - Total System Timing and EMI Reduction Using the CY25400 Spread Spectrum Clock Generator
AN49107 describes the features and advantages of four phase-locked loop (PLL) ICs of CY254XX and CY254X clock synthesizers.The application note also details the EMI noise elimination technique using spread spectrum method.
|
Not yet rated
|
09/05/12 |
AN45197 - Using the Hex2bix Conversion Utility
|
Not yet rated
|
08/28/12 |
AN63787 - EZ-USB® FX2LP™ GPIF and Slave FIFO Configuration Examples Using 8-bit Asynchronous Interface
AN63787 discusses how to configure the general programmable interface (GPIF) and slave FIFOs of EZ-USB FX2LP™ in both manual mode and auto mode, to implement an 8-bit asynchronous parallel interface. This Application Note is tested with two FX2LP development kits connected in back-to-back setup; the first one acting in master mode and the second in slave mode.
|
Not yet rated
|
08/28/12 |
AN61546 - Non Volatile Static Random Access Memory (nvSRAM) Real Time Clock (RTC) Design Guidelines and Best Practices
AN61546 describes the real time clock (RTC) functionality, components selection criteria, and best layout design practices for the nvSRAM RTC design. Design guidelines and best practices advised in this application note are intended to assist customers in designing nvSRAM with RTC functions in their system design and minimize timing errors, which mostly occur due to improper layout design and components selection.
|
Not yet rated
|
08/27/12 |
AN75432 - USB 3.0 EZ-USB® FX3™ Orientation
|
Not yet rated
|
08/24/12 |
AN75705 - Getting Started with EZ-USB® FX3™
AN75705 gets you started with the EZ-USB® FX3™ USB 3.0 Device Controller. It provides background information on USB 3.0 and comparisons to USB 2.0. It details hardware, firmware, and software aspects of working with the FX3. Finally, it details the steps to verify the working condition of DVK and its compatibility with the host system.
|
Not yet rated
|
08/24/12 |
AN1111 - Design and Layout Guidelines for Cypress Clock Generators
AN1111 covers the basic schematic design and PCB layout guidelines for Cypress clock generators. General practices for power supply filtering, output terminations, and critical component placements are described in detail. Recommendations for routing clock signals are discussed in brief. The typical examples of schematic and layout are given for reference.
|
Not yet rated
|
08/24/12 |
AN69235 - Migrating from HX2/HX2LP to HX2VL
|
(5/5) by 1
user
|
08/23/12 |
AN6017 - Differences in Implementation of 65 nm QDR™II/DDRII and QDRII+/DDRII+ Memory Interfaces
|
(4/5) by 2
users
|
08/23/12 |
EZ-USB® FX2LPTM/FX2LP18 56-Ball BGA PCB Layout Guidelines
|
(2/5) by 1
user
|
08/22/12 |
AN6066 - Wireless Binding Methodologies
AN6066 discusses the general considerations for deciding on a binding methodology of devices in robust wireless systems, and also gives examples of common binding schemes, highlighting their advantages and disadvantages. It is intended for system architects, particularly those who are relatively new to wireless designs.
|
Not yet rated
|
08/16/12 |
AN76474 - PSoC® 3 Power Supervisor
AN76474 demonstrates how you can quickly implement and customize a full-featured power supervisor that supports up to 13 power supply rails with Cypress’s PSoC® 3.
|
Not yet rated
|
08/16/12 |
AN6023 - NonVolatile SRAM (nvSRAM) Basics
|
(4/5) by 1
user
|
08/16/12 |
AN53313 - Real Time Clock Calibration in Cypress nvSRAM
|
Not yet rated
|
08/15/12 |
AN64465 - West Bridge® Integration to Android on OMAP Zoom II MDP: RNDIS, CDC-ECM, and Mass Storage Functions
|
Not yet rated
|
08/14/12 |
AN49081 - Requirements for Input Clock to West Bridge® Devices
AN49081 addresses the requirements for the input clock to West Bridge® devices that includes Antioch™, Astoria™, and TX3LP18. The conversion of phase noise specifications into equivalent RMS jitter is also discussed.
|
Not yet rated
|
08/14/12 |
AN47864 - Interfacing TI OMAPV1030 Processor to Astoria's Pseudo-NAND Processor Port
|
(5/5) by 1
user
|
08/14/12 |
AN46860 - Schematic Review Checklist for West Bridge® Astoria™
|
Not yet rated
|
08/14/12 |
AN46712 - Interfacing to the West Bridge® Astoria™ Pseudo-NAND Processor Port
|
Not yet rated
|
08/14/12 |
AN34359 - PCB Layout Guidelines for West Bridge™ Generation A Peripheral Controllers in Wafer Level Chip Scale Package
|
Not yet rated
|
08/14/12 |
AN13652 - Schematic Review Checklist for West Bridge® Antioch™
|
(3/5) by 1
user
|
08/14/12 |
AN023 - USB Compliance Testing Overview
This application note discusses USB Compliance Testing.
|
(5/5) by 1
user
|
08/10/12 |
AN15456 - Guide to Successful EZ-USB(R) FX2LP(TM) and EZ-USB FX1(TM) Hardware Design and Debug
|
(4/5) by 2
users
|
08/10/12 |
Troubleshooting USB 2.0 Signal Quality - AN13632
|
Not yet rated
|
08/10/12 |
Mac OS X: Getting Started with USB - AN1105
|
(5/5) by 3
users
|
08/10/12 |
AN4067 - Endpoint FIFO Architecture of EZ-USB FX1/FX2LP™
|
(4.3/5) by 4
users
|
08/10/12 |
AN5040 - Migrating From AN21xx to FX1
|
Not yet rated
|
08/10/12 |
Migrating From EZ-USB® FX™ to EZ-USB FX1 - AN5063
|
Not yet rated
|
08/10/12 |
AN4017 - Understanding Temperature Specifications: An Introduction
|
(5/5) by 1
user
|
08/08/12 |
AN64408 - Getting Started with NX2LP-Flex(TM)
|
Not yet rated
|
08/08/12 |
AN52133 - Frequency Margining using FleXO™ and Its Applications
Cypress FleXO devices provide users with the ability to change output frequency with a unique frequency margining feature built into their design. This capability can be used at all stages of system design for troubleshooting, design optimization, and testing. This application note serves as a guide to this feature. Included usage examples provide additional detail.
|
(4/5) by 3
users
|
08/07/12 |
AN68829 - Slave FIFO Interface for EZ-USB® FX3™: 5-Bit Address Mode
AN68829 discusses asynchronous and synchronous Slave FIFO interfaces for the EZ-USB® FX3™ SuperSpeed USB controller. This application note also describes the mode in which the interface supports a 5-bit address bus and lets you access all 32 internal sockets of EZ-USB FX3.
|
Not yet rated
|
08/07/12 |
AN53781 - PowerPSoC - Thermal Design Guidelines for LED Driver Circuits
|
Not yet rated
|
08/02/12 |
AN53127 - PowerPSoC® - Minimizing Power and Ground Transients in LED Driver Circuits
|
Not yet rated
|
07/31/12 |
AN68806 - PowerPSoC - System Level ESD Considerations for LED Driver Systems
|
(5/5) by 2
users
|
07/31/12 |
AN15979 - Soft Errors in nvSRAM
AN15979 describes the soft error causes in the memories and how nvSRAM-architecture features and packaging techniques act to reduce soft errors.
|
Not yet rated
|
07/26/12 |
AN1044 - Understanding Asynchronous FIFOs (with Self-Paced Training Module)
|
Not yet rated
|
07/26/12 |
Configuring a Xilinx Spartan-3E FPGA Over USB Using EZ-USB FX2LP™ - AN63620
|
(4/5) by 3
users
|
07/24/12 |
AN4053 - Streaming Data Through Isochronous or Bulk Endpoints on EZ-USB® FX2™ and EZ-USB FX2LP™
Discusses streaming data via isochronous/bulk endpoints using the CY7C68013 EZ-USB FX2.
|
(5/5) by 1
user
|
07/24/12 |
AN6077 - Implementing an 8-Bit Asynchronous Interface with FX2LP™
|
(3/5) by 2
users
|
07/24/12 |
Firmware Optimization in EZ-USB® - AN61244
|
(5/5) by 2
users
|
07/24/12 |
Setting Up, Using, and Troubleshooting the Keil(TM) Debugger Environment - AN42499
|
(5/5) by 1
user
|
07/24/12 |
AN5078 - EZ-USB Hardware - Design considerations for EEPROM usage
|
Not yet rated
|
07/24/12 |
AN48399 - WirelessUSB™ LP/LPstar Transceiver PCB Layout Guidelines
|
Not yet rated
|
07/23/12 |
AN48610 - Design and Layout Guidelines for Matching Network and Antenna for WirelessUSB™ LP Family
AN48610 provides design and layout guidelines for the matching network and antenna recommended for the WirelessUSB™ LP/LPstar radio. Follow these suggestions to minimize time and expenses when developing your own integrated wireless solution.
|
Not yet rated
|
07/23/12 |
WirelessUSB LP RDK Japanese Radio Law Testing and Verification - AN17581
|
Not yet rated
|
07/23/12 |