|
Title
|
Customer Rating
|
Updated
|
The Relationship Between the 8051 and USB Interrupts
What is the difference between 8051 and USB interrupts in an FX2LP Device?
|
Not yet rated
|
04/04/11 |
Alternatives to DASP# for Disk Activity Indication
What are the alternatives to DASP# for Disk Activity Indication?
|
Not yet rated
|
04/04/11 |
Crystal requirements for the CY7C68023A/CY7C68024A EZ-USB NX2LP.
What are the Crystal requirements for the CY7C68023A/CY7C68024A EZ-USB NX2LP?
|
Not yet rated
|
04/04/11 |
Device Descriptor Table Data
What is the file dscr.a51 used for?
|
Not yet rated
|
04/04/11 |
Compact Flash (CF) media change detection with the CY4611 board.
Compact Flash (CF) media change is not always detected with the CY4611 board.why?
|
Not yet rated
|
04/04/11 |
Purpose of the RESET#/OE# circuit controlled by Q1 on the FX2 Mass Storage Reference Design.
What is the purpose of the RESET#/OE# circuit controlled by Q1 on the FX2 mass storage reference design?
|
Not yet rated
|
04/04/11 |
Sending Byte Packets Out of GPIF at High Speed
I'm developing FX2 firmware that uses an EP2 1024 byte Interrupt mode endpoint. I'm trying to send 1024 byte packets out the GPIF at the highest possible speed after determining that the target FIFOs are not full. The GPIF waveform has write enables and mode bits in the CTL signals, so I can't go through IDLE except at packet boundaries without disrupting the target. I've tried AUTOOUT=1, and it seems the FX2 is sending multiple 1024 byte packets without going through IDLE. I need to go through IDLE every 1024 bytes to test the target FIFO. How?
|
Not yet rated
|
04/04/11 |
FIFO byte count registers
Explain the count value present in EPXFIFOBCH, EPXFIFOBCL registers.
|
Not yet rated
|
04/04/11 |
Where do I Find Complete Flowstate / UDMA Information For FX2
Page 15-87 of the Technical Resource Manual says, "For complete Flowstate / UDMA information, please contact the Cypress Semicondutor Applications Department." Where do I find this information about how to use the flowstate?
|
Not yet rated
|
04/04/11 |
Configuration of FX2/FX2LP to GPIF Mode
How do I configure the FX2 to go into GPIF Mode?
|
Not yet rated
|
04/04/11 |
Data Transfer between the Internal FIFOs and an External Memory Device in FX2/FX2LP
Can FX2/FX2LP transfer data between its internal FIFOs and an external memory device?
|
Not yet rated
|
04/04/11 |
Long Transfer Mode with CY7C68013 FX2
What steps do I need to take to get the long transfer mode to work with CY7C68013, or what steps do I need to take to get transfers to work without using the transaction counter?
|
Not yet rated
|
04/04/11 |
Synchronous/Asynchronous Mode From the SAS Bit in the FX2/FX2LP
How do you choose the synchronous/asynchronous mode from the SAS bit of the FX2/FX2LP?
|
Not yet rated
|
04/04/11 |
Application of T0/T1/T2 Pins in FX2
What is the typical application for signals T0/T1/T2 (pins 29-31 in the 128-pin package) in FX2?
|
Not yet rated
|
04/04/11 |
FX2LP REVCTL Settings for AUTOMODE Operation.
The FX2LP Technical Resource Manual section 9.3.4 mentions that the REVCTL bits DYN_OUT and ENH_PKT must be set to 1. But if these bits are set to 1, the FIFO cannot accept the OUT data. If these bits are set to 0, the FIFO cannot be reset well sometimes. Why should the REVCTL bits be set to 1? Is Figure 9-28 in the FX2 technical resource manual correct?
|
Not yet rated
|
04/04/11 |
Streaming Video in the 8051 (FX2/FX2LP)
What is the FX2's processor doing in the middle of continuous streaming video?
|
Not yet rated
|
04/04/11 |
Buffering Configuration to Guarantee Three Packets Per Uframe ISO Operation for the FX2LP.
What minimum buffering configuration is needed to guarantee three packets per micro frame isochronous operation on the FX2LP
|
Not yet rated
|
04/04/11 |
Multi-Buffering of FX2LP endpoints
Does multi-buffering of an endpoint FIFO increase the depth of the FIFO? Can you please provide further information on multiple buffering and the advantage of having an endpoint multi-buffered?
|
Not yet rated
|
04/04/11 |
Bus-powered Operation in Backward-compatability (68300A) Mode
What are the possible solutions in Bus-powered Operation in Backward-compatability (68300A) Mode?
|
Not yet rated
|
04/04/11 |
AT2LP has a slower HDD format time than CY7C68300A
Does the AT2LP take longer HDD format time than CY7C68300A?
|
Not yet rated
|
04/04/11 |
LUN0 and LUN1 String Format
How to display the device name in Device Manager and the Properties windows?
|
Not yet rated
|
04/04/11 |
What are main difference between CY7C68033 and CY7C680334 in terms of power characteristics?
What are main difference between CY7C68033 and CY7C680334 in terms of power characteristics?
|
Not yet rated
|
04/04/11 |
Does NX2LP-Flex work with Linux based systems?
Does EZ-USB NX2LP-Flex work with Linux based systems?
|
Not yet rated
|
04/04/11 |
Throughput for Isochronous Transfers for FX2LP
What is the the throughput for Isochronous transfers using FX2LP showing relation between Buffer Length, MaxPktSize and wMaxPacketSize for Isochronous Transfers ?
|
Not yet rated
|
04/04/11 |
RAM Allocation in the FX2 vs. FX
The FX (and EZ-USB) isochronous buffers were located at 0x2000-0x2800. The FX2 does not seem to have implemented RAM in this area. For a stand-alone application, the total amount of RAM (internal) is insufficient. Disabling the ISO endpoints made an extra 2K RAM available. Does the FX2 have any options as this?
|
Not yet rated
|
04/04/11 |
Suggestions for reducing FX2 power consumption for battery-powered applications
What are some suggestions for reducing the CY7C68013 FX2 power consumption in portable battery-powered applications?
|
Not yet rated
|
04/04/11 |
Maximum Power Consumption for a CY7C68013 EZ-USB FX2 56-pin SSOP Package
I plan to use the FX2 56-pin SSOP package in a new design, and I'm trying to determine the 3.3V power budget for this part. What sort of power consumption numbers am I looking at?
|
(5/5) by 1
user
|
04/04/11 |
Builiding a host application to communicate with the FX2LP
How can I go about building my own host application to communicate with the FX2LP?
|
Not yet rated
|
04/04/11 |
Detecting FX2 and FX2LP
Is there anyway of determining which device is running, FX2 or FX2LP?
|
Not yet rated
|
04/04/11 |
FX2 Logic
Does FX2LP need to see a zero-to-one transition on the AUTOIN/AUTOOUT mode bits for correct operation successive download of the firmware?
|
Not yet rated
|
04/04/11 |
Slave FIFO Mode After Reset
When the FX2LP comes out of reset, does it automatically come up in Slave FIFO mode?
|
Not yet rated
|
04/04/11 |
Maximum Packet Sizes for FX2/FX2LP in Full-speed Mode.
The FX2/FX2LP Technical Reference manual says the buffers appear smaller when the FX2/FX2LP runs at full speed and that packets are fixed at 64 bytes for non-Iso types. Does this mean that we cannot take advantage of the larger (slave) FIFO sizes - such as 512 bytes for bulk transfers - when using a PC that does not support high speed ?
|
Not yet rated
|
04/04/11 |
Buffers Larger Than 64 Bytes on the FX2LP
Can a buffer larger than 64 bytes be used on the FIFOs?
|
Not yet rated
|
04/04/11 |
Is it possible to force FX2(CY7C68013) to enumerate as a full speed device when plugged into a high speed host (EHCI controller) (11995)
Is it possible to force FX2 (CY7C68013) to enumerate as a full speed device when plugged into a high speed host (EHCI controller)?
|
Not yet rated
|
04/04/11 |
Does CY3686 DVK Firmware support any other interface other than Mass Storage Class Interface?
Does CY3686 DVK Firmware support any other interface other than Mass Storage Class Interface?
|
Not yet rated
|
04/04/11 |
FX1/FX2/FX2LP comes up as 'USB Device Not Recognized' with a VID/PID of 0000
FX1/FX2/FX2LP comes up as 'USB Device Not Recognized' with a VID/PID of 0000. How to solve this issue?
|
Not yet rated
|
04/04/11 |
CY7C68013A Serial Port Mode 0
Is there any way I can sample RXD0 synchronously with TXD0?
|
Not yet rated
|
04/04/11 |
Odd Number of Bytes Sent Using 16-bit Slave FIFO mode
If FX2LP is configured in 16-bit slave FIFO mode, and the data to be sent to the external device contains only an odd number of bytes, how does the external processor read the last one byte?
|
Not yet rated
|
04/04/11 |
The meaning of XX in oemXX.inf and oemXX.pnf found in driver document CyUSB.chm and CyUSB.pdf file
The CyUSB.pdf and CyUSB.chm file in the directory Cypress Suite USB 3.4.4\Driver says “While reinstalling the driver with another .inf file which contains the same VID- PID combination, it's safe to remove all oemXX.inf and oemXX.pnf files from the directory "C:\WINDOWS\inf\" which has same VID-PID combination”. What is the meaning of XX in the above statement?
|
Not yet rated
|
04/04/11 |
UART Replacement
Can FX2/FX2LP support a UART interface?
|
Not yet rated
|
04/04/11 |
Problem in firmware running from the EEPROM in FX2
I am using an EZ-USB FX2 with an AT24C64 EEPROM attached. When code is downloaded hrough the soft download feature, the device enumerates correctly and behaves perfectly. When the code is downloaded to the EEPROM, the device enumerates correctly as "USB Device" but the firmware does not run properly.
The first eight bytes in the EEPROM are:
"B2 47 05 31 21 00 00 00"
What could be wrong?
|
Not yet rated
|
04/04/11 |
What are the Basic Steps of EZLOADER?
What are the basic sequence of steps in the Renumeration process (aka EZLOADER) for the FX2?
|
Not yet rated
|
04/04/11 |
When I get a data PID error while doing ISOC transfers I expect EC[3:0] to increment by 1 but it does not, why?
When I get a data PID error while doing ISOC transfers I expect EC[3:0] to increment by 1 but it does not, why?
|
Not yet rated
|
04/04/11 |
Interfacing an FPGA to the CY7C68000 TX2
Does Cypress provide RTL code for creation of an SIE to be used with the Cypress CY7C68000 TX2 PHY chip?
|
Not yet rated
|
04/04/11 |
High-Bandwidth support in Windows 2000
Does Windows 2000 support High-Bandwidth ISO transfers using EZ-USB FX2/FX2LP?
|
Not yet rated
|
04/04/11 |
FX2: Isochronous Endpoints
Does FX2/FX2LP support data transfer through isochronous endpoints?
|
Not yet rated
|
04/04/11 |
Implementation of ATA/ATAPI-6 standard through GPIF
Does CY7C68013A support ATA/ATAPI-6 standard (through GPIF)?
|
Not yet rated
|
04/04/11 |
Fastest Interrupt Polling Interval in an FX2 Peripheral
What is the fastest interrupt triggering rate in an EZ-USB device?
|
Not yet rated
|
04/04/11 |
How do I detect when a self powered device is plugged in?
How do I detect when a self powered device is plugged in?
|
Not yet rated
|
04/04/11 |
Does FX2 supports CCD Image sensor modules? (sitlslb)
Does FX2 supports CCD Image sensor modules?
|
Not yet rated
|
04/03/11 |