|
Title
|
Customer Rating
|
Updated
|
Writing a single byte or an array in EEPROM
Can we write EEPROM one byte once?
|
Not yet rated
|
12/28/11 |
Interfacing PSoC3/5 to an external device with different voltage levels
How to use 3.3V device (LCD) for a 5V powered PSoC3/5?
|
Not yet rated
|
12/28/11 |
Clearing of FIFO's in UDB
How can the FIFO's in UDB be cleared?
|
Not yet rated
|
12/28/11 |
Value of the Inductor present on the Switching regulator
What is the value of inductor to be placed in switching regulator of PSoC3 DVK ?
|
Not yet rated
|
12/28/11 |
Effect on Output with missing Reference Clock Cycles in CY7B993/994 Roboclocks
What will happen to the output clock when one cycle of the Reference Clock goes dead? Would it be the same with 100 cycles?
|
Not yet rated
|
12/28/11 |
Crystal aging impact on the lock time of the CY26049
What will be the tracking time due to aging effect for CY26049 Clock Generator?
|
Not yet rated
|
12/28/11 |
External power use with CY30701
On clock product evaluation "candy" boards, if the +5V is supplied to the board directly via an external supply, does the board need to be connected to the USB port on a computer? Will connecting both the USB port and an external supply damage the port/board?
|
Not yet rated
|
12/28/11 |
Output Skew of CY22394
What is the skew we should expect from two different outputs generated by the same PLL ?
|
Not yet rated
|
12/28/11 |
Series termination resistor for IMI9531 Spread Spectrum Clock Generator
What is the recommended series termination resistor for the output 133 MHz clock lines from the IMI9531 Spread Spectrum Clock Generator?
|
Not yet rated
|
12/28/11 |
UART Communication on CY8C20436
Is it possible to include UART functionality in addition to touch button, CSD function on CY8C20xx6 devices?
|
Not yet rated
|
12/28/11 |
Waking up CY8C20xx6 using the I2C hardware address
How EzI2C UM (user module in PD5SP6 or earlier) can be modified so that the device (PSoC - CY8C20xx6) can be woken up from sleep by sending a targeted I2C read instruction from the master side.
|
Not yet rated
|
12/28/11 |
Premis SSCG filter values below 1%
I need to set the FS781 filter values to give 0.3%, 0.5% and 0.7% spread bandwidth. They are running at 32MHz. What would the capacitor values be?
|
Not yet rated
|
12/28/11 |
Top Part Product Marking decipher key for SOIC 8 packages
Can you provide me with the Top Side product Marking especially date code description\decipher key for SOIC8 packages?
|
Not yet rated
|
12/28/11 |
Standard used to find MTBF/FIT
Which standard Cypress use to find MTBF/FIT?
|
Not yet rated
|
12/28/11 |
Effect of Crystal Capture Range Exceeded in Failsafe Clock
What happens when the reference frequency changes beyond the capture-range of the crystal oscillator?
|
Not yet rated
|
12/28/11 |
Endurance of Non-volatile Latches (NVL) in PSoC 3/5
Why shouldn’t the data in NV Latches in PSoC 3/5 be changed frequently?
|
Not yet rated
|
12/27/11 |
Cypress Clock Device as Level Translator
Can I give low voltage input clock to Cypress clock device operating with supply voltage higher than input clock signal voltage and get high voltage clock output?
|
Not yet rated
|
12/27/11 |
Phase Jitter and its measurement frequency range
What is phase jitter and over what frequency range it should be measured?
|
Not yet rated
|
12/27/11 |
PLL bandwidth and its impact on PLL output clock jitter
What is PLL bandwidth and how does it impact PLL output jitter?
|
Not yet rated
|
12/27/11 |
Interface LVPECL to LVDS
How do I convert to LVDS signals from LVPECL output lines.
|
Not yet rated
|
12/27/11 |
CY2DP818 LVPECL Driving A 2.5V CMOS Input
How can a 2.5V ASIC be protected when interfacing to the 3.3V CY2DP818?
|
Not yet rated
|
12/27/11 |
Pin skew with different loading on CY2CC810
If one pair is loaded at 5 pf, one pair of pins at 10 pf, and two pins left open, what effect will that have regarding pin to pin skew given your specification?
|
Not yet rated
|
12/27/11 |
Input tolerance of CY2CC910 at 1.8V and 2.5V Operation
When operating the CY2CC910 at 1.8, are the inputs 2.5v tolerant? The feature description implies that it does voltage conversion for 1.8/2.5/3.3v however, Vih max is 2.2v with vdd = 1.8v.
|
Not yet rated
|
12/27/11 |
EZLoader design notes
Where can I find the EZ LOADER design notes?
|
Not yet rated
|
12/27/11 |
3.3V Tolerant inputs, with input of 2.5V on the CY2CC810
In the CY2CC810 datasheet, it states that the input is 3.3V tolerant even when operating at 2.5V, and that it does not require any external series resistors. How can this be?
|
Not yet rated
|
12/27/11 |
Anchor download with CyAPI.lib/CyUSB.dll and CyUSB.sys
Can Anchor download function be used with the new CyAPI.lib/CyUSB.dll and cyusb.sys available with SuiteUSB?
|
Not yet rated
|
12/27/11 |
EEPROM missing
The customer is having problems running a new development board. They enable the EEPROM and the device manager always shows the EEPROM is missing.
|
Not yet rated
|
12/27/11 |
Tools/references for developing a streaming application
What are the tools available for developing a streaming application with EZ-USB(AN21xx/FX/FX1/FX2/FX2LP)?
|
(5/5) by 1
user
|
12/27/11 |
Using cypress VID/PID in end product
Can we use Cypress VID and PID in our end product(s)?
|
Not yet rated
|
12/27/11 |
Installing the Development Tools with AN2131
The application note "Using Port A.pdf" is not on my CD. What should I do?
|
Not yet rated
|
12/27/11 |
clock speed of SPI_SCK
What is the clock speed of SPI_SCK?
|
Not yet rated
|
12/26/11 |
Termination of unused LVDS clock outputs
What should be done with unused LVDS clock outputs?
|
Not yet rated
|
12/26/11 |
Overlapping LV Differential Input Specifications (VIHHP VILLP)
Why does the LV differential input spec (VIHHP, VILLP) overlap?
|
Not yet rated
|
12/26/11 |
Causes of Communication Error With CY3672
What are the main causes of the communication error in CY3672 and how can it be corrected?
|
Not yet rated
|
12/26/11 |
Damping Resistor on Clock Output
What is the value recommended for damping resistor on clock output of Cypress clock device?
|
Not yet rated
|
12/26/11 |
Ferrite Bead Recommendation for Buffer Power Supplies
Which ferrite bead is recommended for use with clock buffers?
|
Not yet rated
|
12/26/11 |
Difference Between HI-Z and HOLD-OFF in RoboClock
What is the difference between the two disable states, HI-Z and HOLD-OFF, for RoboClock?
|
Not yet rated
|
12/26/11 |
'1 /f' Noise
What is "1 / f" noise?
|
Not yet rated
|
12/26/11 |
DCD (Duty Cycle Distortion) And PWD (Pulse Width Distortion)
What are DCD and PWD?
|
Not yet rated
|
12/26/11 |
Deterministic Jitter
What is deterministic jitter, or DJ?
|
Not yet rated
|
12/26/11 |
Replacement for CY505YC64DTT
If CY505YC64DTT is end of life (EOL), then can you tell me the replacement part of CY505YC64DTT?
|
Not yet rated
|
12/26/11 |
AVCMOS Outputs of CY2CC810 Explained
Will AVCMOS outputs require terminations? Explain Operation.
|
Not yet rated
|
12/26/11 |
Difference between CY2305SXC-1, CY2305CSXC-1 and CY2305ESXC-1
What is the difference between CY2305SXC-1, CY2305CSXC-1 and CY2305ESXC-1?
|
Not yet rated
|
12/26/11 |
What does the “K” signify in the part number CY22801KFXC ?
What is difference between CY22801KFXC and CY22801FXC?
|
Not yet rated
|
12/26/11 |
CY2X013 Programming Tools
What hardware and software is required to program a CY2X013?
|
Not yet rated
|
12/26/11 |
CY25702 Programming Tools
What hardware and software is required to program a CY25702?
|
Not yet rated
|
12/26/11 |
CY25404 Programming Tools
What hardware and software is required to program a CY25404?
|
(3/5) by 1
user
|
12/26/11 |
CY25403 Programming Tools
What hardware and software is required to program a CY25403?
|
Not yet rated
|
12/26/11 |
Settings for 'Connection To Target' dialog box in Keil debugger
What should be the settings in Keil debugger for "Connection To Target" dialog box?
|
Not yet rated
|
12/25/11 |
EZLOADER design note
Where do I place the .SYS and .INF files that were created using the EZ LOADER design notes document?
|
Not yet rated
|
12/25/11 |