Cypress Perform

Home > Design Support > Cypress Developer CommunityTM > Cypress Forums > PSoC® Software > Bridge control panel 1.2

Bookmark and Share
Cypress Developer CommunityTM
Forums | Videos | Blogs | Training | Rewards Program | Community Components



Bridge control panel 1.2
Moderator:
JFMD

Post Reply
Follow this topic



Bridge control panel 1.2

dchung posted on 09 Jun 2011 8:35 AM PST
Top Contributor
28 Forum Posts

Hi, I did not see a section for other cypress software tools, so I will post here.  Please move to the correct section if required.  I am having issues with the Bridge Control Panel 1.2.  I am using the software and miniprog3 to test a I2C slave.  

Problem 1:
For a I2C transaction, the command for generating a restart (or no stop) is not working.  For example, the below 2 transactions looks identical on the scope.  #1 generates a stop between write-read transaction, which is working.  But, #2 still generates the stop between write-read transaction, even though 'p' was not specified.  I am not able to generate a 'no stop' or 'restart' condition using this tool.

1- S fe 00 p S ff x x x x p
2- S fe 00 S ff x x x x p

Problem 2:
Delay within transaction does not work properly.  Command #1 will detect a false NAK from the slave during address phase even though it is ACKed.

1- S fe [DELAY=15] aa
2- S fe aa

Thanks for any help.




Re: Bridge control panel 1.2

Robert-CY posted on 14 Jun 2011 08:53 AM PST
Cypress Employee
129 Forum Posts

Dear dchung

you are correct that there is no specific forum for the bridge control panel. I asked our support team to look into your issue and they will post on the forum.

Which devices (hardware) are you using? 

Robert



Re: Bridge control panel 1.2

dchung posted on 15 Sep 2011 01:38 PM PST
Top Contributor
28 Forum Posts

 Is there a fix for this yet?



Re: Bridge control panel 1.2

andi posted on 18 Sep 2011 09:31 AM PST
Cypress Employee
1 Forum Post

Problem 1.

This is known issue, it was fixed in BCP 1.3 release. Please update to latest version of PSoC Programmer.

Problem 2.

This is restriction of MiniProg3's device. There is no fix planning for it due to significant changes needed in its implementation and also because this is pretty rara use case. The delays for MiniProg3 only supported between I2C transaction (but not inside as in your case).

Workaround: Please use CY3240 Bridge - it supports delay inside of transaction.

 

Technical Lead of PSoC Programmer project.

Regards,

Andrew






ALL CONTENT AND MATERIALS ON THIS SITE ARE PROVIDED "AS IS". CYPRESS SEMICONDUCTOR AND ITS RESPECTIVE SUPPLIERS MAKE NO REPRESENTATIONS ABOUT THE SUITABILITY OF THESE MATERIALS FOR ANY PURPOSE AND DISCLAIM ALL WARRANTIES AND CONDITIONS WITH REGARD TO THESE MATERIALS, INCLUDING BUT NOT LIMITED TO, ALL IMPLIED WARRANTIES AND CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHT. NO LICENSE, EITHER EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, IS GRANTED BY CYPRESS SEMICONDUCTOR. USE OF THE INFORMATION ON THIS SITE MAY REQUIRE A LICENSE FROM A THIRD PARTY, OR A LICENSE FROM CYPRESS SEMICONDUCTOR.

Content on this site may contain or be subject to specific guidelines or limitations on use. All postings and use of the content on this site are subject to the Terms and Conditions of the site; third parties using this content agree to abide by any limitations or guidelines and to comply with the Terms and Conditions of this site. Cypress Semiconductor and its suppliers reserve the right to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and materials, its products, programs and services at any time or to move or discontinue any content, products, programs, or services without notice.

Spec No: None; Sunset Owner: KXP; Secondary Owner: VWA; Sunset Date: 01/01/20