Cypress Perform

Home > Design Support > Cypress Developer CommunityTM > Cypress Forums > PSoC® Software > Single stepping around interrupts

Bookmark and Share
Cypress Developer CommunityTM
Forums | Videos | Blogs | Training | Rewards Program | Community Components



Single stepping around interrupts
Moderator:
JFMD

Post Reply
Follow this topic



Single stepping around interrupts

rdaley posted on 25 Mar 2011 10:51 AM PST
Top Contributor
39 Forum Posts

Okay, so this is annoying.  I have a 100ms timer interrupt and when I try to single step through my code guess where I spend all my time.  Is there a way to single step without going into ISR's?




Re: Single stepping around interrupts

Robert-CY posted on 25 Mar 2011 05:56 PM PST
Cypress Employee
129 Forum Posts

There is no build-in way to disable interrupts while stepping. 

On PSoC3, the user can do it manually by setting the EA bit within the IE register to 0 before the step and 1 after the step.  This is one of the standard 8051 registers that is listed in the disassembly window.

Having a 100ms interrupt is a hard real-time requirement, single step is a different domain, the non real-time domain. Unfortunately these two domains do not go well with each other.

I hope this helps, Robert



Re: Single stepping around interrupts

JJHawg posted on 08 May 2011 09:54 PM PST
Senior Member
11 Forum Posts

This isn't any more great news, but my work around for this has been to keep moving breakpoints around and not use the single-step feature...

One thing that I have tried in certain cases is to comment out the global interrupt enable call, then I can step through some code. Of course, in most cases this won't help much...






ALL CONTENT AND MATERIALS ON THIS SITE ARE PROVIDED "AS IS". CYPRESS SEMICONDUCTOR AND ITS RESPECTIVE SUPPLIERS MAKE NO REPRESENTATIONS ABOUT THE SUITABILITY OF THESE MATERIALS FOR ANY PURPOSE AND DISCLAIM ALL WARRANTIES AND CONDITIONS WITH REGARD TO THESE MATERIALS, INCLUDING BUT NOT LIMITED TO, ALL IMPLIED WARRANTIES AND CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHT. NO LICENSE, EITHER EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, IS GRANTED BY CYPRESS SEMICONDUCTOR. USE OF THE INFORMATION ON THIS SITE MAY REQUIRE A LICENSE FROM A THIRD PARTY, OR A LICENSE FROM CYPRESS SEMICONDUCTOR.

Content on this site may contain or be subject to specific guidelines or limitations on use. All postings and use of the content on this site are subject to the Terms and Conditions of the site; third parties using this content agree to abide by any limitations or guidelines and to comply with the Terms and Conditions of this site. Cypress Semiconductor and its suppliers reserve the right to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and materials, its products, programs and services at any time or to move or discontinue any content, products, programs, or services without notice.

Spec No: None; Sunset Owner: KXP; Secondary Owner: VWA; Sunset Date: 01/01/20