Cypress Perform

Home > Design Support > Cypress Developer CommunityTM > Cypress Forums > PSoC® 5 > General PSoC 5LP chip erase method to factory default state

Bookmark and Share
Cypress Developer CommunityTM
Forums | Videos | Blogs | Training | Rewards Program | Community Components



General PSoC 5LP chip erase method to factory default state
Moderator:
ANCY

Post Reply
Follow this topic



General PSoC 5LP chip erase method to factory default state

dvorakvik posted on 02 Apr 2013 9:51 AM PST
Member
10 Forum Posts

 Hi,

Please tell me about general PSoC 5LP chip erase method to factory default state, by software or hardware methods.

I have badly programmed the CPU and now (without recognizing the CPU type) which is caused by nonexisting Master and Bus clocks I know no solution how to revert this state.

Regards,

Viktor

 




Re: General PSoC 5LP chip erase method to factory default state

zeta posted on 02 Apr 2013 02:20 PM PST
Top Contributor
174 Forum Posts

In general to erase chip you use a miniprog3 and PSOC Programmer.

in PSOC Programmer clock over the ERASE icon

erase button

 

Hover over the icons to display their function. This completely erases the chip and when you try to read from it you get 0xFF from every memory address.



Re: General PSoC 5LP chip erase method to factory default state

dvorakvik posted on 12 Apr 2013 08:55 AM PST
Member
10 Forum Posts

 Hi, 

Running PSoCProgrammer.exe Version 3.17 using DVKProg5(3.4.1.20) onboard the PSoC 5LP Kit-050B it is possible to totaly erase the kit's CY8C5868AXI-LP035 chip to the factory default state. 

Erasing the kit's CY8C5868AXI-LP035 chip is not possibe by running PSoC Creator Version 2.2 ... program functionality only.

Regards, 

Viktor

 

 






ALL CONTENT AND MATERIALS ON THIS SITE ARE PROVIDED "AS IS". CYPRESS SEMICONDUCTOR AND ITS RESPECTIVE SUPPLIERS MAKE NO REPRESENTATIONS ABOUT THE SUITABILITY OF THESE MATERIALS FOR ANY PURPOSE AND DISCLAIM ALL WARRANTIES AND CONDITIONS WITH REGARD TO THESE MATERIALS, INCLUDING BUT NOT LIMITED TO, ALL IMPLIED WARRANTIES AND CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHT. NO LICENSE, EITHER EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, IS GRANTED BY CYPRESS SEMICONDUCTOR. USE OF THE INFORMATION ON THIS SITE MAY REQUIRE A LICENSE FROM A THIRD PARTY, OR A LICENSE FROM CYPRESS SEMICONDUCTOR.

Content on this site may contain or be subject to specific guidelines or limitations on use. All postings and use of the content on this site are subject to the Terms and Conditions of the site; third parties using this content agree to abide by any limitations or guidelines and to comply with the Terms and Conditions of this site. Cypress Semiconductor and its suppliers reserve the right to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and materials, its products, programs and services at any time or to move or discontinue any content, products, programs, or services without notice.

Spec No: None; Sunset Owner: GRAA; Secondary Owner: RAIK; Sunset Date: 01/01/20