Cypress Perform

Home > Design Support > Cypress Developer CommunityTM > Cypress Forums > PSoC® 5 > Unable to build more than 1 ADC into PSoC creator

Bookmark and Share
Cypress Developer CommunityTM
Forums | Videos | Blogs | Training | Rewards Program | Community Components



Unable to build more than 1 ADC into PSoC creator
Moderator:
ANCY

Post Reply
Follow this topic



Unable to build more than 1 ADC into PSoC creator

Swee Huei posted on 17 Apr 2012 10:52 PM PST
Top Contributor
33 Forum Posts

I am presently using a PSoC5 development kit,CY8CKIT-050. I understand that this chip enables 1 DelSig ADC and 2 SAR ADC.

When I build the program with 1 DelSig ADC, it works fine. When I add in 1 more SAR ADC, I get an error when build the program. Please refer to the attachment for a screen capture. Can anyone advise what is wrong?

Thanks

 

 

 

 

 

 




Re: Unable to build more than 1 ADC into PSoC creator

H L posted on 17 Apr 2012 11:13 PM PST
Top Contributor
679 Forum Posts

Which device you selected for your project?

It may also help if you submit the project here, so others can have a look.



Re: Unable to build more than 1 ADC into PSoC creator

Swee Huei posted on 17 Apr 2012 11:27 PM PST
Top Contributor
33 Forum Posts

I am using CY8C5568AXI-060. Attached is the project file. Is this the project file you are referring to?

Thanks



Re: Unable to build more than 1 ADC into PSoC creator

Swee Huei posted on 17 Apr 2012 11:30 PM PST
Top Contributor
33 Forum Posts

Sorry, how do i submit the project here?



Re: Unable to build more than 1 ADC into PSoC creator

H L posted on 17 Apr 2012 12:15 AM PST
Top Contributor
679 Forum Posts

Make an archive of the file which should be a zip file and then attached it to the post



Re: Unable to build more than 1 ADC into PSoC creator

Bob Marlowe posted on 17 Apr 2012 01:45 AM PST
Top Contributor
1768 Forum Posts

There is only one DelSig ADC within your device and additionally an SAR but with lesser precision.

To overcome this lack you may easily use an analog multiplexor as input to the ADC and select which channel you want to digitize. Look out for the specs of the ADC! There are some hints in the datasheet (search for  "multiplex") to see what conversion mode is best and if there are conversions to drop.

 

Bob



Re: Unable to build more than 1 ADC into PSoC creator

Bob Marlowe posted on 17 Apr 2012 01:47 AM PST
Top Contributor
1768 Forum Posts

To upload a project from Creator do:

Build->Clean Project

File->Create Workspace Bundle(minimal)

and then upload the resulting .Zip-File.

Bob



Re: Unable to build more than 1 ADC into PSoC creator

hli posted on 17 Apr 2012 07:00 AM PST
Top Contributor
675 Forum Posts

How is your ADC configured? By default, when I place a SAR ADC on schemativ, it's configured with 'internal Vref, bypassed'. This means, that P0[2] or P0[4] must be used to add a bypassing capacitor. But in your schematic, both are assigned to the analog mux for the DelSig-ADC.

Try to reset all pin configuration (unpin them) and then rebuild. Or you can configure the ADC to use the internal Vref solely (but this means not more than 100ksps).



Re: Unable to build more than 1 ADC into PSoC creator

Swee Huei posted on 17 Apr 2012 06:17 PM PST
Top Contributor
33 Forum Posts

Hi All,

Thanks for all your reply.

The problem has been solved.

It is due to I have already used P0(2) & P0(4) for my DelSig_ADC, and hence when the SAR_ADC int_ref is bypassed, I cannot build and there is an error.



Re: Unable to build more than 1 ADC into PSoC creator

Swee Huei posted on 25 May 2012 02:52 AM PST
Top Contributor
33 Forum Posts

Hi Bob,

Thanks for your advise. I will try it out.






ALL CONTENT AND MATERIALS ON THIS SITE ARE PROVIDED "AS IS". CYPRESS SEMICONDUCTOR AND ITS RESPECTIVE SUPPLIERS MAKE NO REPRESENTATIONS ABOUT THE SUITABILITY OF THESE MATERIALS FOR ANY PURPOSE AND DISCLAIM ALL WARRANTIES AND CONDITIONS WITH REGARD TO THESE MATERIALS, INCLUDING BUT NOT LIMITED TO, ALL IMPLIED WARRANTIES AND CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHT. NO LICENSE, EITHER EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, IS GRANTED BY CYPRESS SEMICONDUCTOR. USE OF THE INFORMATION ON THIS SITE MAY REQUIRE A LICENSE FROM A THIRD PARTY, OR A LICENSE FROM CYPRESS SEMICONDUCTOR.

Content on this site may contain or be subject to specific guidelines or limitations on use. All postings and use of the content on this site are subject to the Terms and Conditions of the site; third parties using this content agree to abide by any limitations or guidelines and to comply with the Terms and Conditions of this site. Cypress Semiconductor and its suppliers reserve the right to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and materials, its products, programs and services at any time or to move or discontinue any content, products, programs, or services without notice.

Spec No: None; Sunset Owner: GRAA; Secondary Owner: RAIK; Sunset Date: 01/01/20