Cypress Perform

Home > Design Support > Cypress Developer CommunityTM > Cypress Forums > PSoC® 5 > Reducing Code Spread on ADC DelSig Measurements

Bookmark and Share
Cypress Developer CommunityTM
Forums | Videos | Blogs | Training | Rewards Program | Community Components



Reducing Code Spread on ADC DelSig Measurements
Moderator:
ANCY

Post Reply
Follow this topic



Reducing Code Spread on ADC DelSig Measurements

fdszh posted on 25 Jul 2011 7:43 AM PST
Member
8 Forum Posts

Hi,

Im having difficulty reducing the code spread on a simple DC voltage measurement using the Delta Sigma ADC on the PSOC 5 CY8C5588AXI-060 my simple test is outputting the converted codes via UART to my PC to examine the results. DC Voltage measurements are yielding code values with spreads from 50-200 codes!

I have tried passing the results through an FIR Filter, as well as using an external voltage reference and external clock source. I have even tried to use a Bypass decoupling capacitor on the internal voltage reference as the data sheet said this may help. The code spread improves slightly when the FIR filter is used:

ADC Configuration: MultiSample (Turbo), 16 Bit Resolution, 1000 SPS, VSSA - 2.048, Bypass Buffer

Filter Configuration: 1 ksps, 1 Filter Stage, Blackman, Lowpass, 120 Taps, 0.1 kHz, Data Ready Signal on Interrupt Request.

@1.2 V input to the ADC taking 1000 Samples

No Filter, Internal VREF (1.024): 380000 - 38100

Filter, Internal VREF (1.024): 37980 - 38060

Filter, Internal VREF (1.024), External Clock (250 kHz): 38120 - 38180

Filter, Ext Vref (1.024), External Clock (250 kHz) 38120 - 38165

 

My main issue is that i have no benchmark to compare against! How low is the ADC code spread actually capable of going on a simple measurement such as this? is there an optimal configuration for reducing this?

Thanks for your help!




Re: Reducing Code Spread on ADC DelSig Measurements

David Ron posted on 28 Jul 2011 04:11 AM PST
Top Contributor
24 Forum Posts

Fdszh,

 

A code spread of 50-200 looks strange.

 

Which board are you using for the measurement? Is it a custom board built by you or a kit supplied by Cypress.

 

Routing path plays an important role in Analog performance.

Also, what is the source of 1.2V you are using? If you are using a pot for this, then a noisy pot will give a wide spread in code.

If you are using CY8CKIT-001, then using Vadj will be a better option for testing as it provides a low noise analog output.



Re: Reducing Code Spread on ADC DelSig Measurements

fdszh posted on 28 Jul 2011 11:06 AM PST
Member
8 Forum Posts

Hi David,

Thank you for your response!

Im using the Cypress CY8CKIT-001 with the PSOC 5 for the measurement.

To Supply the 1.2 V to the input of the ADC, im actually using an Audio Precision DCX-127. I use this for supplying both the ADC input votage, as well as an external reference voltage of 1.024. This is the most accurate and stable voltage source i have available to me.

I've attached a graph of my best possible test data so far and the configuration is as follows:

ADC Configuration: MultiSample (Turbo), 16 Bit Resolution, 1000 SPS, VSSA - 2.048, Bypass Buffer

Filter Configuration: 1 ksps, 1 Filter Stage, Blackman, Lowpass, 120 Taps, 0.1 kHz, Data Ready Signal on Interrupt Request.

External VREF (1.024): Audio Precision

External Analog Clock: Clocktype "New" / Source "Auto"/ Frequency "100 kHz"/ tolerance -1% -> 1%

Is this graphed data reasonable, or are better results from the ADC usually expected?






ALL CONTENT AND MATERIALS ON THIS SITE ARE PROVIDED "AS IS". CYPRESS SEMICONDUCTOR AND ITS RESPECTIVE SUPPLIERS MAKE NO REPRESENTATIONS ABOUT THE SUITABILITY OF THESE MATERIALS FOR ANY PURPOSE AND DISCLAIM ALL WARRANTIES AND CONDITIONS WITH REGARD TO THESE MATERIALS, INCLUDING BUT NOT LIMITED TO, ALL IMPLIED WARRANTIES AND CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHT. NO LICENSE, EITHER EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, IS GRANTED BY CYPRESS SEMICONDUCTOR. USE OF THE INFORMATION ON THIS SITE MAY REQUIRE A LICENSE FROM A THIRD PARTY, OR A LICENSE FROM CYPRESS SEMICONDUCTOR.

Content on this site may contain or be subject to specific guidelines or limitations on use. All postings and use of the content on this site are subject to the Terms and Conditions of the site; third parties using this content agree to abide by any limitations or guidelines and to comply with the Terms and Conditions of this site. Cypress Semiconductor and its suppliers reserve the right to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and materials, its products, programs and services at any time or to move or discontinue any content, products, programs, or services without notice.

Spec No: None; Sunset Owner: KXP; Secondary Owner: VWA; Sunset Date: 01/01/20