Cypress Perform

Home > Design Support > Cypress Developer CommunityTM > Cypress Forums > PSoC® 5 > DMA channel with 12 bit from ADC SAR to one filter channel

Bookmark and Share
Cypress Developer CommunityTM
Forums | Videos | Blogs | Training | Rewards Program | Community Components



DMA channel with 12 bit from ADC SAR to one filter channel
Moderator:
ANCY

Post Reply
Follow this topic



DMA channel with 12 bit from ADC SAR to one filter channel

Dick22 posted on 24 Mar 2011 1:05 AM PST
Member
3 Forum Posts

Hello,

 

I try to built an DMA channel from a ADC SAR to one filter channel it works only for 8 bit.

Kann anyone tell me how to handle 12 bit data stream?

Or may be i don´t now how to read the memory of holding register,

I took the comment " Filter_Read16(Filter_CHANNEL_B)" .

Can somebody help me

Thanks a lot.

Dick22




Re: DMA channel with 12 bit from ADC SAR to one filter channel

Gautam Das posted on 29 Mar 2011 06:50 AM PST
Cypress Employee
742 Forum Posts

Hi Dick22,

 

If you are using SAR ADC differential configuration, the output will be in 2's compliment form.

So, the 12 bit output should be left aligned (left shift by 4 bits) and fed into the Staging Registers (High Byte and Middle Byte).

You can do this by creating a Custom Component using UDB for shifting.



Re: DMA channel with 12 bit from ADC SAR to one filter channel

Dick22 posted on 20 Apr 2011 10:20 AM PST
Member
3 Forum Posts

HI dasq

thank you a lot for this information. Yes I took a SAR ADC but is it not possible in the single mode

I´m sorry but  I don´t know how to create a UDB for this shifting. Will a UDB need CPU resources because I need a datarate with 1000000 samples per second.



Re: DMA channel with 12 bit from ADC SAR to one filter channel

Gautam Das posted on 22 Apr 2011 11:22 AM PST
Cypress Employee
742 Forum Posts

Hi Dick22,

 

Using UDB for shifting will not use CPU resource once the initializations are done for it.

However I feel that using UDB will have a lot of DMA channels being consumed, as the SAR ADC value has to be transmitted to UDB via DMA, the value has to be  shifted, and then has to be transmitted again using another DMA channel.

This might be a resource consuming solution.

However a workaround for the sign-bit extension in SAR ADC Component will soon be brought about.






ALL CONTENT AND MATERIALS ON THIS SITE ARE PROVIDED "AS IS". CYPRESS SEMICONDUCTOR AND ITS RESPECTIVE SUPPLIERS MAKE NO REPRESENTATIONS ABOUT THE SUITABILITY OF THESE MATERIALS FOR ANY PURPOSE AND DISCLAIM ALL WARRANTIES AND CONDITIONS WITH REGARD TO THESE MATERIALS, INCLUDING BUT NOT LIMITED TO, ALL IMPLIED WARRANTIES AND CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHT. NO LICENSE, EITHER EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, IS GRANTED BY CYPRESS SEMICONDUCTOR. USE OF THE INFORMATION ON THIS SITE MAY REQUIRE A LICENSE FROM A THIRD PARTY, OR A LICENSE FROM CYPRESS SEMICONDUCTOR.

Content on this site may contain or be subject to specific guidelines or limitations on use. All postings and use of the content on this site are subject to the Terms and Conditions of the site; third parties using this content agree to abide by any limitations or guidelines and to comply with the Terms and Conditions of this site. Cypress Semiconductor and its suppliers reserve the right to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and materials, its products, programs and services at any time or to move or discontinue any content, products, programs, or services without notice.

Spec No: None; Sunset Owner: KXP; Secondary Owner: VWA; Sunset Date: 01/01/20