Cypress Perform

Home > Design Support > Cypress Developer CommunityTM > Cypress Forums > PSoC® 3

Bookmark and Share
Cypress Developer CommunityTM
Forums | Videos | Blogs | Training | Rewards Program | Community Components



Routing Asynchronous Signals as clock to Datapath
Moderator:
RKRM

Post Reply
Follow this topic



Routing Asynchronous Signals as clock to Datapath

rahulram posted on 01 Feb 2013 10:24 PM PST
Cypress Employee
112 Forum Posts

 

 

When non synchronous signals or signals which are not actual clocks are routed as datapath clock, the synthesizer would throw an error telling that, it has to get through the clk enable block to be routed appropriately. What precisely needs to be done is the following,

 

There is an instance in which we can make the sync mode false and put in that clock signal as an input and take the asynchronous clock as output. That is precisely done below.

Now, we have to wire the a_clk to the datapath.

The synthesizer would yet throw a warning telling us that an asyncronous path exist. We can ignore that warning, because that is what we want:-).

 

 

 

 

cy_psoc3_udb_clock_enable_v1_0

 

 

 

 

#(.sync_mode(`FALSE))

PrcClkEn

 

(

 

 

.clock_in(clk),

 

 

.enable(1'b1),

       

 

.clock_out(a_clk)

 

 

);

Regards, Rahul Ram







ALL CONTENT AND MATERIALS ON THIS SITE ARE PROVIDED "AS IS". CYPRESS SEMICONDUCTOR AND ITS RESPECTIVE SUPPLIERS MAKE NO REPRESENTATIONS ABOUT THE SUITABILITY OF THESE MATERIALS FOR ANY PURPOSE AND DISCLAIM ALL WARRANTIES AND CONDITIONS WITH REGARD TO THESE MATERIALS, INCLUDING BUT NOT LIMITED TO, ALL IMPLIED WARRANTIES AND CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHT. NO LICENSE, EITHER EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, IS GRANTED BY CYPRESS SEMICONDUCTOR. USE OF THE INFORMATION ON THIS SITE MAY REQUIRE A LICENSE FROM A THIRD PARTY, OR A LICENSE FROM CYPRESS SEMICONDUCTOR.

Content on this site may contain or be subject to specific guidelines or limitations on use. All postings and use of the content on this site are subject to the Terms and Conditions of the site; third parties using this content agree to abide by any limitations or guidelines and to comply with the Terms and Conditions of this site. Cypress Semiconductor and its suppliers reserve the right to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and materials, its products, programs and services at any time or to move or discontinue any content, products, programs, or services without notice.

Spec No: None; Sunset Owner: GRAA; Secondary Owner: RAIK; Sunset Date: 01/01/20