Cypress Perform

Home > Design Support > Cypress Developer CommunityTM > Cypress Forums > PSoC® 3 > Clocking question

Bookmark and Share
Cypress Developer CommunityTM
Forums | Videos | Blogs | Training | Rewards Program | Community Components



Clocking question
Moderator:
RKRM

Post Reply
Follow this topic



Clocking question

Zafod posted on 10 Apr 2012 9:15 AM PST
Member
4 Forum Posts

I have a very slow time period that I will be measuring using the timer component ranging from 900mS to 20mS. This time interval i will be multiplying by ten to give me 90mS to 2mS.  I have to use this new time to drive a digital differential output (cross soupled gates).  My question is how can I use this new time interval to drive my differential output.? 




Re: Clocking question

Bob Marlowe posted on 10 Apr 2012 10:53 AM PST
Top Contributor
1768 Forum Posts

I didn't quite understand you:

The digital signal should be 90 to 2 ms high and how long low? The other signal is only negated first signal?

 

Bob



Re: Clocking question

Zafod posted on 10 Apr 2012 11:11 AM PST
Member
4 Forum Posts

Bob, The signal is a square wave that is variable 90mS to 2mS period.

 



Re: Clocking question

Bob Marlowe posted on 10 Apr 2012 12:00 PM PST
Top Contributor
1768 Forum Posts

...and a duty-cycle of 50% ?

Use a PWM, set the period accordingly to your measured value and the compare-value to half the period (Period<<1),

Use only one output of PWM, no capture, no anything special.

 

Bob



Re: Clocking question

Bob Marlowe posted on 10 Apr 2012 12:04 PM PST
Top Contributor
1768 Forum Posts

Oops, Period>>1 that funny cat switched the kezboard to US! Hot to switch back==??



Re: Clocking question

Zafod posted on 10 Apr 2012 12:52 PM PST
Member
4 Forum Posts

Sounds good, thanks.  BTW, I like the Avatar he looks like my cat



Re: Clocking question

Bob Marlowe posted on 10 Apr 2012 01:31 PM PST
Top Contributor
1768 Forum Posts

To be honest, we've got 7 cats, 1 relatively big dog and always 1 to 2 dogs in foster home

Bob



Re: Clocking question

H L posted on 11 Apr 2012 10:29 PM PST
Top Contributor
679 Forum Posts

May be a good project for digital phase locked loop with PSOC3 :-)






ALL CONTENT AND MATERIALS ON THIS SITE ARE PROVIDED "AS IS". CYPRESS SEMICONDUCTOR AND ITS RESPECTIVE SUPPLIERS MAKE NO REPRESENTATIONS ABOUT THE SUITABILITY OF THESE MATERIALS FOR ANY PURPOSE AND DISCLAIM ALL WARRANTIES AND CONDITIONS WITH REGARD TO THESE MATERIALS, INCLUDING BUT NOT LIMITED TO, ALL IMPLIED WARRANTIES AND CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHT. NO LICENSE, EITHER EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, IS GRANTED BY CYPRESS SEMICONDUCTOR. USE OF THE INFORMATION ON THIS SITE MAY REQUIRE A LICENSE FROM A THIRD PARTY, OR A LICENSE FROM CYPRESS SEMICONDUCTOR.

Content on this site may contain or be subject to specific guidelines or limitations on use. All postings and use of the content on this site are subject to the Terms and Conditions of the site; third parties using this content agree to abide by any limitations or guidelines and to comply with the Terms and Conditions of this site. Cypress Semiconductor and its suppliers reserve the right to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and materials, its products, programs and services at any time or to move or discontinue any content, products, programs, or services without notice.

Spec No: None; Sunset Owner: GRAA; Secondary Owner: RAIK; Sunset Date: 01/01/20