Cypress Perform

Home > Design Support > Cypress Developer CommunityTM > Cypress Forums > PSoC® 3 > Multiple TD's for different destination adresses

Bookmark and Share
Cypress Developer CommunityTM
Forums | Videos | Blogs | Training | Rewards Program | Community Components



Multiple TD's for different destination adresses
Moderator:
RKRM

Post Reply
Follow this topic



Multiple TD's for different destination adresses

sndsnake posted on 13 Jul 2011 10:58 AM PST
Member
5 Forum Posts

Hi All,

I need assistance with multiple TDs in single DMA chanell.

I want to use one DMA chanell for sending data to VDAC (TD1 for VDAC1 and TD2 for VDAC2).

Data is stored in two arrays: 32 bytes wide each.

Is it posible to send only one byte to VDAC1 and one byte to VDAC2 per rising edge on DMA drq?

 I'm getting only full array send on VDAC1, than on VDAC2.

 

Regards

Alex Che.

 




Re: Multiple TD's for different destination adresses

Gautam Das posted on 21 Jul 2011 11:55 PM PST
Cypress Employee
742 Forum Posts

Hi Sndsnake,


 


If the requirement is to update VDAC1 and VDAC2 upon rising edge on drq, then it is easier to use two independent DMA Channels with a single TD each.


Each TD has a fixed source and destination. The drq of two DMA Channels can be connected to a single clock.


Configure the Request per Burst to 1 and Burst Count to 1. This will transmit 1 byte for every rising edge of the clock to drq.


The TD can be chained to itself.


 


You can refer to Code example available here


This example demonstrates updating of one VDAC using a single DMA channel. Another similar DMA channel can be used to update the second VDAC.



Re: Multiple TD's for different destination adresses

sndsnake posted on 25 Jul 2011 06:32 AM PST
Member
5 Forum Posts

Thank you for help, i was trying to minimize number of DMA chanels.

I need 26 of them.

 

if some one need a guide how to make 6 ++  DAC`s insted of  2 (3446-AXI) I`ll be glad to help. 


 

Regards

Alex Che.

 






ALL CONTENT AND MATERIALS ON THIS SITE ARE PROVIDED "AS IS". CYPRESS SEMICONDUCTOR AND ITS RESPECTIVE SUPPLIERS MAKE NO REPRESENTATIONS ABOUT THE SUITABILITY OF THESE MATERIALS FOR ANY PURPOSE AND DISCLAIM ALL WARRANTIES AND CONDITIONS WITH REGARD TO THESE MATERIALS, INCLUDING BUT NOT LIMITED TO, ALL IMPLIED WARRANTIES AND CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHT. NO LICENSE, EITHER EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, IS GRANTED BY CYPRESS SEMICONDUCTOR. USE OF THE INFORMATION ON THIS SITE MAY REQUIRE A LICENSE FROM A THIRD PARTY, OR A LICENSE FROM CYPRESS SEMICONDUCTOR.

Content on this site may contain or be subject to specific guidelines or limitations on use. All postings and use of the content on this site are subject to the Terms and Conditions of the site; third parties using this content agree to abide by any limitations or guidelines and to comply with the Terms and Conditions of this site. Cypress Semiconductor and its suppliers reserve the right to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and materials, its products, programs and services at any time or to move or discontinue any content, products, programs, or services without notice.

Spec No: None; Sunset Owner: KXP; Secondary Owner: VWA; Sunset Date: 01/01/20