ADC_DELSIG CONVERSION RATE PROBLEM

	mmoron21 posted on 19 Oct 2010 10:58 AM PST Top Contributor 71 Forum Posts

I have a problem with conversion rate in ADC_DelSig.

My config is:

* High Power

* Continuous Mode

* Resolution: 12b

* Conversion Rate: 50000 SPS

* Clock frequency: 1600 KHz

* Input Range: Input+/- Vref/4

* Buffer Gain: 8

The datasheet states: (See screenshot attached).

I'm interested in the Continuous mode column.

The program put's you an error message if you exceeds the 600KHz datasheet of clock frequency, but

the datasheets don't sais that.

I tried to put a external source clk with higher freq. The error message still apearing.

What I'm doing wrong?

How I could reach higher samples rates arround 50000 or 100000 SPS?

Thanks.

samples rates.JPG

Re: ADC_DELSIG CONVERSION RATE PROBLEM

	mmoron21 posted on 26 Oct 2010 08:48 AM PST Top Contributor 71 Forum Posts

The problem is not the ADC.

The problem was found to be the Ins Amp Gain*Bandwidth product: G*B=3MHz.

Is not a limitaton of the DAC itself, insted of is the speed limitation and the capability of my Ins Amp to

provided me a stable data with no transitions errors.

So the solution is to g down the Ins Amp Gain.

ALL CONTENT AND MATERIALS ON THIS SITE ARE PROVIDED "AS IS". CYPRESS SEMICONDUCTOR AND ITS RESPECTIVE SUPPLIERS MAKE NO REPRESENTATIONS ABOUT THE SUITABILITY OF THESE MATERIALS FOR ANY PURPOSE AND DISCLAIM ALL WARRANTIES AND CONDITIONS WITH REGARD TO THESE MATERIALS, INCLUDING BUT NOT LIMITED TO, ALL IMPLIED WARRANTIES AND CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHT. NO LICENSE, EITHER EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, IS GRANTED BY CYPRESS SEMICONDUCTOR. USE OF THE INFORMATION ON THIS SITE MAY REQUIRE A LICENSE FROM A THIRD PARTY, OR A LICENSE FROM CYPRESS SEMICONDUCTOR.

Content on this site may contain or be subject to specific guidelines or limitations on use. All postings and use of the content on this site are subject to the Terms and Conditions of the site; third parties using this content agree to abide by any limitations or guidelines and to comply with the Terms and Conditions of this site. Cypress Semiconductor and its suppliers reserve the right to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and materials, its products, programs and services at any time or to move or discontinue any content, products, programs, or services without notice.

Cypress Perform

ADC_DELSIG CONVERSION RATE PROBLEM

Re: ADC_DELSIG CONVERSION RATE PROBLEM