Cypress Perform

Home > Design Support > Cypress Developer CommunityTM > Cypress Forums > USB Controllers > 32 bit FIFO loopback transfer test

Bookmark and Share
Cypress Developer CommunityTM
Forums | Videos | Blogs | Training | Rewards Program | Community Components



32 bit FIFO loopback transfer test
Moderator:
RSKV

Post Reply
Follow this topic



32 bit FIFO loopback transfer test

kaiyu posted on 14 May 2013 2:33 AM PST
Senior Member
11 Forum Posts

 Hi!

I've connected the FX3 DVK with a XIlinx SP605 DVK through a bridge board like the one made by Agile.

The setup is similar to the one mentioned in your AN65974 eccept for the FPGA DVK.

I'm trying to test the loopback following your application note step by step, of course i've previously adapted the pin of the FPGA.

Everything fine until step #8:

"Now the FPGA is already in a state where it is waiting for FLAGA to equal 1. As soon as the data is available in the buffer of PIB_SOCKET_0, the FPGA will read it. The FPGA will then loopback the same data and write it to FX3’s PIB_SOCKET_3."

Now when i try to loop it back with the FPGA in step #9:

"Now from the USB host you can issue a Bulk IN transfer. Select the BULK IN endpoint in Control Center and click on Transfer Data IN. The same data that was previously written is now read back."

the control center gives me error:

"BULK IN transfer 

BULK IN transfer failed with Error Code:997"

 

What is wrong?

Thank you!

 




Re: 32 bit FIFO loopback transfer test

RSKV posted on 15 May 2013 11:32 PM PST
Cypress Employee
850 Forum Posts
Hi Kaiyu, Can you please check whether Jumper J100 is connected between 1 and 2 or not. If not, please place a jumper between 1 and 2. Thanks, Sai Krishna.




ALL CONTENT AND MATERIALS ON THIS SITE ARE PROVIDED "AS IS". CYPRESS SEMICONDUCTOR AND ITS RESPECTIVE SUPPLIERS MAKE NO REPRESENTATIONS ABOUT THE SUITABILITY OF THESE MATERIALS FOR ANY PURPOSE AND DISCLAIM ALL WARRANTIES AND CONDITIONS WITH REGARD TO THESE MATERIALS, INCLUDING BUT NOT LIMITED TO, ALL IMPLIED WARRANTIES AND CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHT. NO LICENSE, EITHER EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, IS GRANTED BY CYPRESS SEMICONDUCTOR. USE OF THE INFORMATION ON THIS SITE MAY REQUIRE A LICENSE FROM A THIRD PARTY, OR A LICENSE FROM CYPRESS SEMICONDUCTOR.

Content on this site may contain or be subject to specific guidelines or limitations on use. All postings and use of the content on this site are subject to the Terms and Conditions of the site; third parties using this content agree to abide by any limitations or guidelines and to comply with the Terms and Conditions of this site. Cypress Semiconductor and its suppliers reserve the right to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and materials, its products, programs and services at any time or to move or discontinue any content, products, programs, or services without notice.

Spec No: None; Sunset Owner: GRAA; Secondary Owner: RAIK; Sunset Date: 01/01/20