Cypress Perform

Home > Design Support > Cypress Developer CommunityTM > Cypress Forums > USB Controllers > Configuration of FX3 in Firmware so as to use it as in Slave-FIFO interface

Bookmark and Share
Cypress Developer CommunityTM
Forums | Videos | Blogs | Training | Rewards Program | Community Components



Configuration of FX3 in Firmware so as to use it as in Slave-FIFO interface
Moderator:
RSKV

Post Reply
Follow this topic



Configuration of FX3 in Firmware so as to use it as in Slave-FIFO interface

Vivi posted on 11 Dec 2012 9:49 PM PST
Member
5 Forum Posts

 Hello,

I am using FX3 as a Device controller used for USB3.0 communication wih a Host controller. So for data fetching i am interfacing FX3 with a processor on Slave-FIFO mode. 

So i am looking for documents so that i can configure the firmware code so as to use it as a Slave for data fetching.

Thanks

Re: Configuration of FX3 in Firmware so as to use it as in Slave-FIFO interface

RSKV posted on 12 Dec 2012 11:20 PM PST
Cypress Employee
655 Forum Posts

Hi,

Please refer to the following application note on Slave FIFO interface. You can find the source code as an attachement to the same application note.

http://www.cypress.com/?rID=51581

Thanks,

sai krishna.

Re: Configuration of FX3 in Firmware so as to use it as in Slave-FIFO interface

Vivi posted on 30 Dec 2012 09:36 PM PST
Member
5 Forum Posts

 Hi,

I am on the PCB Designing stage of the Device Board using FX3. So it will be very helpfull if i get details regarding Design & Layout Guidelines for FX3.

Also i need help in following queries:

1. Stack Up details.

2. Standard Trace Width and Trace Spacing for USB3.0 & USB2.0 Differential Signals.

3. Impedance of GPIF signals.

 

Thanks

Vivek

Re: Configuration of FX3 in Firmware so as to use it as in Slave-FIFO interface

Vivi posted on 01 Jan 2013 02:00 AM PST
Member
5 Forum Posts

 And i am using Slave-FIFO in Synchronous mode for 16 bit Data line with 2 bit Address Bus.

So what all configuration i have to do inside Source Code for this?

Regards

Vivek

Re: Configuration of FX3 in Firmware so as to use it as in Slave-FIFO interface

RSKV posted on 02 Jan 2013 12:59 AM PST
Cypress Employee
655 Forum Posts

Please refer to the following application note to get better idea on hardware design guidelines

http://www.cypress.com/?rID=53203

Regards,

sai krishna.

Re: Configuration of FX3 in Firmware so as to use it as in Slave-FIFO interface

Vivi posted on 21 Jan 2013 01:46 AM PST
Member
5 Forum Posts

 And i am using Slave-FIFO in Synchronous mode for 16 bit Data line with 2 bit Address Bus.

So what all configuration i have to do inside Source Code for this?

 

Pls reply ASAP

 

Thanks

Re: Configuration of FX3 in Firmware so as to use it as in Slave-FIFO interface

RSKV posted on 21 Jan 2013 03:32 AM PST
Cypress Employee
655 Forum Posts

Hi,

 

You need to do the following change:

#define CY_FX_SLFIFO_GPIF_16_32BIT_CONF_SELECT (0) in cyfxslfifosync.h.

 

Also, please make sure that your GPIF II project is built by selecting the data bus width of 16-bit.

 

Thanks,

Sai Krishna.

Re: Configuration of FX3 in Firmware so as to use it as in Slave-FIFO interface

Vivi posted on 23 Jan 2013 10:20 PM PST
Member
5 Forum Posts

 Hi ,

I am doing Pre Routing Signal Integrity Analysis for the FX3 controller USB lines( TX , Rx and D+/-).

So in according to the EYE PATTERN specified in USB 3.0 architecture, we are getting proper eye pattern for RXp and RXn & D+ and D-.

But for TXp and TXn we are getting signals which are not over lapping to each other.

when I removed AC capacitor, both are over lapping each other.

I have attached image file for TX pairs with having AC capacitor and without AC capacitor.

So kindly help us whether the eye pattern are correct.

Thanks 

Vivek



ALL CONTENT AND MATERIALS ON THIS SITE ARE PROVIDED "AS IS". CYPRESS SEMICONDUCTOR AND ITS RESPECTIVE SUPPLIERS MAKE NO REPRESENTATIONS ABOUT THE SUITABILITY OF THESE MATERIALS FOR ANY PURPOSE AND DISCLAIM ALL WARRANTIES AND CONDITIONS WITH REGARD TO THESE MATERIALS, INCLUDING BUT NOT LIMITED TO, ALL IMPLIED WARRANTIES AND CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHT. NO LICENSE, EITHER EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, IS GRANTED BY CYPRESS SEMICONDUCTOR. USE OF THE INFORMATION ON THIS SITE MAY REQUIRE A LICENSE FROM A THIRD PARTY, OR A LICENSE FROM CYPRESS SEMICONDUCTOR.

Content on this site may contain or be subject to specific guidelines or limitations on use. All postings and use of the content on this site are subject to the Terms and Conditions of the site; third parties using this content agree to abide by any limitations or guidelines and to comply with the Terms and Conditions of this site. Cypress Semiconductor and its suppliers reserve the right to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and materials, its products, programs and services at any time or to move or discontinue any content, products, programs, or services without notice.