Cypress Perform

Home > Design Support > Cypress Developer CommunityTM > Cypress Forums > USB Controllers > How configure 'OE' 'REN' and 'WEN' outputs in master mode to communicate with FPGA

Bookmark and Share
Cypress Developer CommunityTM
Forums | Videos | Blogs | Training | Rewards Program | Community Components



How configure 'OE' 'REN' and 'WEN' outputs in master mode to communicate with FPGA
Moderator:
RSKV

Post Reply
Follow this topic



How configure 'OE' 'REN' and 'WEN' outputs in master mode to communicate with FPGA

EVEorta posted on 02 Aug 2012 5:57 AM PST
Member
4 Forum Posts

 Hello, I am still confused by new GPIF sofeware.

Because:

In my design, CYUSB3014 will be connected with a FPGA that plays a role of slave. The 3014 is a master and it could give a serial signals(OE REN and WEN) to the FPGA in order to exchange data.

For example, REN and OE are coming out from 3014 to 'tell' the FPGA 'I will collect data later', and then the FPGA will output a serial of data via databus in burst. Finally, the 3014 will receive the data and send them back to PC.

But when I follow the idea, firstly I found that OE and WE (special function checkbox) are still input regardless of whether master mode is selected. For this reason, I give up the special function signals and create three output signals, name them 'OE','WEN' and 'REN'.  Secondly when I start to design 'equation entry' , I face the problem that only input signals can be selected. While the 3014 should output the three signals instead of 'listen' from perpherals, because it is master. 

On the other hand, all templates of supplied interfaces in the sofeware are based on slave mode, therefore I am still confused and I really hope to have a example for my puzzle.

Thank you for your help~!

 




Re: How configure 'OE' 'REN' and 'WEN' outputs in master mode to communicate with FPGA

RSKV posted on 02 Aug 2012 06:34 AM PST
Cypress Employee
655 Forum Posts

Hi,

That is perfect. There is nothing wrong in creating 3 output signals for RE, OE and WE.

Two points to remember while designing a state machine with GPIF II designer:

1. Only inputs to your FX3 device will be available for state transition.

2. As your FX3 acting as a master device, your FX3 needs to drive those output signals. And this should be done from the state actions. You need to add DR_GPIO to a state and you need to select which GPIO you want to drive.

Regards,

sai krishna.

 






ALL CONTENT AND MATERIALS ON THIS SITE ARE PROVIDED "AS IS". CYPRESS SEMICONDUCTOR AND ITS RESPECTIVE SUPPLIERS MAKE NO REPRESENTATIONS ABOUT THE SUITABILITY OF THESE MATERIALS FOR ANY PURPOSE AND DISCLAIM ALL WARRANTIES AND CONDITIONS WITH REGARD TO THESE MATERIALS, INCLUDING BUT NOT LIMITED TO, ALL IMPLIED WARRANTIES AND CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHT. NO LICENSE, EITHER EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, IS GRANTED BY CYPRESS SEMICONDUCTOR. USE OF THE INFORMATION ON THIS SITE MAY REQUIRE A LICENSE FROM A THIRD PARTY, OR A LICENSE FROM CYPRESS SEMICONDUCTOR.

Content on this site may contain or be subject to specific guidelines or limitations on use. All postings and use of the content on this site are subject to the Terms and Conditions of the site; third parties using this content agree to abide by any limitations or guidelines and to comply with the Terms and Conditions of this site. Cypress Semiconductor and its suppliers reserve the right to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and materials, its products, programs and services at any time or to move or discontinue any content, products, programs, or services without notice.