Cypress Perform

Home > Design Support > Cypress Developer CommunityTM > Cypress Forums > USB Controllers > Multi-Master I2C Capability

Bookmark and Share
Cypress Developer CommunityTM
Forums | Videos | Blogs | Training | Rewards Program | Community Components



Multi-Master I2C Capability
Moderator:
RSKV

Post Reply
Follow this topic



Multi-Master I2C Capability

crhodin posted on 16 Jul 2012 2:58 PM PST

1 Forum Post

Are there any examples of I2C code for the 68013A that works in a multi-master environment.  To be clear, I do not expect the 68013A to respond as a slave device.

From the TRM it looks like it should work, but there are a few questions. 

What happens if there is a contention during the EEPROM boot load?

Does the I2C interface track the current state of the bus, i.e., if both the SCL and SDA lines are high and there has been a START without a STOP is the bus considered busy?

On page 190 of the TRM the BERR description says there is a deadlock condition.  Assuming neither SCL nor SDA are stuck low will an externally synthesized STOP clear the bus?

 

Chris Rhodin

Aptina Imaging

 




Re: Multi-Master I2C Capability

aasi posted on 17 Jul 2012 12:49 AM PST
Cypress Employee
1090 Forum Posts

The I2C bus of FX2LP handles contention properly i.e. it will properly wait for the bus to be free before it drives anything so a externally synthesized STOP should clear the bus.

The trouble with the SCL and SDA being held low is that we've seen certain slaves which hold the SCL/SDA when there is miscommunication. If that happens you'll have to externally bring the I2C bus out of contention since FX2LP does not provide a way of clocking out the bus or other resolution mechanism.

Regards,

Anand






ALL CONTENT AND MATERIALS ON THIS SITE ARE PROVIDED "AS IS". CYPRESS SEMICONDUCTOR AND ITS RESPECTIVE SUPPLIERS MAKE NO REPRESENTATIONS ABOUT THE SUITABILITY OF THESE MATERIALS FOR ANY PURPOSE AND DISCLAIM ALL WARRANTIES AND CONDITIONS WITH REGARD TO THESE MATERIALS, INCLUDING BUT NOT LIMITED TO, ALL IMPLIED WARRANTIES AND CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHT. NO LICENSE, EITHER EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, IS GRANTED BY CYPRESS SEMICONDUCTOR. USE OF THE INFORMATION ON THIS SITE MAY REQUIRE A LICENSE FROM A THIRD PARTY, OR A LICENSE FROM CYPRESS SEMICONDUCTOR.

Content on this site may contain or be subject to specific guidelines or limitations on use. All postings and use of the content on this site are subject to the Terms and Conditions of the site; third parties using this content agree to abide by any limitations or guidelines and to comply with the Terms and Conditions of this site. Cypress Semiconductor and its suppliers reserve the right to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and materials, its products, programs and services at any time or to move or discontinue any content, products, programs, or services without notice.

Spec No: None; Sunset Owner: GRAA; Secondary Owner: RAIK; Sunset Date: 01/01/20