Cypress Perform

Home > Design Support > Cypress Developer CommunityTM > Cypress Forums > USB Controllers > hardware interface of cmos camera sesnor - Cy7C68013A 56-pin

Bookmark and Share
Cypress Developer CommunityTM
Forums | Videos | Blogs | Training | Rewards Program | Community Components



hardware interface of cmos camera sesnor - Cy7C68013A 56-pin
Moderator:
RSKV

Post Reply
Follow this topic



hardware interface of cmos camera sesnor - Cy7C68013A 56-pin

giginjose posted on 29 Jun 2012 11:34 PM PST
Top Contributor
36 Forum Posts

I need to interface 8 bit cmos camera to  USB HS 2.0 controller (Cy7C68013A 56-pin). The 16 line pin outs of the camera is mentioned (also attached). 

Eight data lines (D0-D7)

Three control and synchronisation lines (PCLK,VSYNC,HSYNC)

Two I2C  lines (SDA,SCL)

One LED control line

GND

+3.3V

The cmos camera has a resolution of 640x480 and gives the frame rate of 8 fps. 

The data from the data lines (D0-D7) comes in sync with the PCLK (pixel clock) at a rate of 320ns. The cmos image sensor has a clock of its own which controls the PCLK signal. 

I am now looking into the hardware interface of the cmos camera sensor with the cypress microcontroller (CY7C68013A 56-pin) and these are my interpretations on the hardware connections. 

The cmos camera data lines (D0-D7) needs to be connected to PB0 to PB7 as the slave FIFO interface mode. 

The I2C iterface on CY7C68013A is used to configure the cmos camera registers. 

 Data is valid when VSYNC, HSYNC, PCLK all are high.  Where can I interface the PCLK, VSYNC and HSYNC signals ?

Do they need to be interfaced to read/write strobes (SLRD/SLWR) or the interrupt lines (INT0/INT1)  on the micro controller. 

 

Thank You

 




Re: hardware interface of cmos camera sesnor - Cy7C68013A 56-pin

RSKV posted on 29 Jun 2012 12:53 AM PST
Cypress Employee
851 Forum Posts

Hi,

I would recommend you to create a tech support case (Myaccount --> Mycases) regarding this. One of our engineer will suggest you on where exactly you should be connecting and also he will be reviewing your schematics once they are ready.

Regards,

sai krishna.






ALL CONTENT AND MATERIALS ON THIS SITE ARE PROVIDED "AS IS". CYPRESS SEMICONDUCTOR AND ITS RESPECTIVE SUPPLIERS MAKE NO REPRESENTATIONS ABOUT THE SUITABILITY OF THESE MATERIALS FOR ANY PURPOSE AND DISCLAIM ALL WARRANTIES AND CONDITIONS WITH REGARD TO THESE MATERIALS, INCLUDING BUT NOT LIMITED TO, ALL IMPLIED WARRANTIES AND CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHT. NO LICENSE, EITHER EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, IS GRANTED BY CYPRESS SEMICONDUCTOR. USE OF THE INFORMATION ON THIS SITE MAY REQUIRE A LICENSE FROM A THIRD PARTY, OR A LICENSE FROM CYPRESS SEMICONDUCTOR.

Content on this site may contain or be subject to specific guidelines or limitations on use. All postings and use of the content on this site are subject to the Terms and Conditions of the site; third parties using this content agree to abide by any limitations or guidelines and to comply with the Terms and Conditions of this site. Cypress Semiconductor and its suppliers reserve the right to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and materials, its products, programs and services at any time or to move or discontinue any content, products, programs, or services without notice.

Spec No: None; Sunset Owner: GRAA; Secondary Owner: RAIK; Sunset Date: 01/01/20