Cypress Perform

Home > Design Support > Cypress Developer CommunityTM > Cypress Forums > USB Controllers > The SlaveFifoSync can work without a fpga?

Bookmark and Share
Cypress Developer CommunityTM
Forums | Videos | Blogs | Training | Rewards Program | Community Components



The SlaveFifoSync can work without a fpga?
Moderator:
RSKV

Post Reply
Follow this topic



The SlaveFifoSync can work without a fpga?

jogn_li posted on 17 May 2012 11:02 PM PST
Top Contributor
49 Forum Posts

 I want to know the SlaveFifoSync can work without a fpga or not?

if can anyone did it before?

the fx3 is very fast .so I think it can work without a fpga.

I use the CMOS sensor to send data to USB3014. Ignore the FLAG signal.

If the PC read data ontime from the fifo .I think it can work perfectly.

In fact,the data send to USB3014 was overflow.

the speed I use the CMOS send data to USB3014 is very slow.(24M/s)

so,any one meet this?




Re: The SlaveFifoSync can work without a fpga?

aasi posted on 17 May 2012 11:55 PM PST
Cypress Employee
1073 Forum Posts

That is the brilliance behind GPIF II Designer. It lets you configure itself to work with interface/processor of your choice.

You should find http://www.cypress.com/?rID=62824 useful.

Regards,

Anand



Re: The SlaveFifoSync can work without a fpga?

jogn_li posted on 17 May 2012 07:45 PM PST
Top Contributor
49 Forum Posts

 I have read AN75779 about "Designing an Image Sensor Interface using GPIFII Designer"

it mentioned two sockets to transfer data.

In my project I use one socket to transfer,it is the reason why every single  transfer lost 0x1B Bytes data?



Re: The SlaveFifoSync can work without a fpga?

aasi posted on 18 May 2012 10:18 PM PST
Cypress Employee
1073 Forum Posts

Irrespective of the number of sockets you use you shouldn't be seeing data loss. What is the pattern of data loss being seen?

Regards,

Anand



Re: The SlaveFifoSync can work without a fpga?

jogn_li posted on 18 May 2012 10:49 PM PST
Top Contributor
49 Forum Posts

 I set the fifo size is 63KB. so when every this time 63KB and next time 63KB.lost 0x1B bytes data.

the speed I send to fifo is 24MB/s. so still overflow. why?



Re: The SlaveFifoSync can work without a fpga?

jogn_li posted on 18 May 2012 11:06 PM PST
Top Contributor
49 Forum Posts

 because that did not have the flag signal to control the flow

the PC get data from USB3014 must in time .

So how to let the firmware send data to PC in time?






ALL CONTENT AND MATERIALS ON THIS SITE ARE PROVIDED "AS IS". CYPRESS SEMICONDUCTOR AND ITS RESPECTIVE SUPPLIERS MAKE NO REPRESENTATIONS ABOUT THE SUITABILITY OF THESE MATERIALS FOR ANY PURPOSE AND DISCLAIM ALL WARRANTIES AND CONDITIONS WITH REGARD TO THESE MATERIALS, INCLUDING BUT NOT LIMITED TO, ALL IMPLIED WARRANTIES AND CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHT. NO LICENSE, EITHER EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, IS GRANTED BY CYPRESS SEMICONDUCTOR. USE OF THE INFORMATION ON THIS SITE MAY REQUIRE A LICENSE FROM A THIRD PARTY, OR A LICENSE FROM CYPRESS SEMICONDUCTOR.

Content on this site may contain or be subject to specific guidelines or limitations on use. All postings and use of the content on this site are subject to the Terms and Conditions of the site; third parties using this content agree to abide by any limitations or guidelines and to comply with the Terms and Conditions of this site. Cypress Semiconductor and its suppliers reserve the right to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and materials, its products, programs and services at any time or to move or discontinue any content, products, programs, or services without notice.