Cypress Perform

Home > Design Support > Cypress Developer CommunityTM > Cypress Forums > USB Controllers > help!anybody tell me how to set the A[1:0] in the slave fifo mode?I'm puzzled,help!!

Bookmark and Share
Cypress Developer CommunityTM
Forums | Videos | Blogs | Training | Rewards Program | Community Components



help!anybody tell me how to set the A[1:0] in the slave fifo mode?I'm puzzled,help!!
Moderator:
RSKV

Post Reply
Follow this topic



help!anybody tell me how to set the A[1:0] in the slave fifo mode?I'm puzzled,help!!

lint posted on 19 Mar 2012 6:53 AM PST
Top Contributor
21 Forum Posts



Re: help!anybody tell me how to set the A[1:0] in the slave fifo mode?I'm puzzled,help!!

Lumpi6 posted on 19 Mar 2012 08:33 AM PST
Top Contributor
183 Forum Posts

Hi,

set address before transferring data. Open your prefered interface with the GPIF II designer and look at the state machine. There you should find anything answering your questions. You do not really need to use address lines you also can use internal buffer switching. If you use address lines then you have to set up the Threads (0..3) with the GPIF interface by using the accordingly sockets.

 

If that does not help, then write your questions more precisely!

Application/Use/Sync SlaveFifo/Async SlaveFifo/...

Regards,

lumpi



Re: help!anybody tell me how to set the A[1:0] in the slave fifo mode?I'm puzzled,help!!

lint posted on 20 Mar 2012 09:15 PM PST
Top Contributor
21 Forum Posts
thanks,is the GPIF II designer contained in the SDK?i can't find it. in fact,i want to know if i can use the sync slave fifo example in the SDK without any change? regards.

Re: help!anybody tell me how to set the A[1:0] in the slave fifo mode?I'm puzzled,help!!

Lumpi6 posted on 21 Mar 2012 06:16 AM PST
Top Contributor
183 Forum Posts

Hi,

the sdk installation file "CyInstaller for FX3 SDK v1.0.1" includes the GPIF II designer. You can download it from the Cypress.com hompage here...

http://www.cypress.com/?rID=57990

You should be able to use the sync slave fifo example from the example codes of cypress. I think there is no address switching used, so set both address lines to 0V/low. Transmit full size of buffers or lesser than full size with using assertion of PKT end. Do not write more into a buffer. The FLAG A/B is asserted if you transmitted the whole buffer or if you assert the PKT end. Take care it takes a few PCLK cycles till the FLAG A/B is asserted low from the FX3.


regards,


lumpi






ALL CONTENT AND MATERIALS ON THIS SITE ARE PROVIDED "AS IS". CYPRESS SEMICONDUCTOR AND ITS RESPECTIVE SUPPLIERS MAKE NO REPRESENTATIONS ABOUT THE SUITABILITY OF THESE MATERIALS FOR ANY PURPOSE AND DISCLAIM ALL WARRANTIES AND CONDITIONS WITH REGARD TO THESE MATERIALS, INCLUDING BUT NOT LIMITED TO, ALL IMPLIED WARRANTIES AND CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHT. NO LICENSE, EITHER EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, IS GRANTED BY CYPRESS SEMICONDUCTOR. USE OF THE INFORMATION ON THIS SITE MAY REQUIRE A LICENSE FROM A THIRD PARTY, OR A LICENSE FROM CYPRESS SEMICONDUCTOR.

Content on this site may contain or be subject to specific guidelines or limitations on use. All postings and use of the content on this site are subject to the Terms and Conditions of the site; third parties using this content agree to abide by any limitations or guidelines and to comply with the Terms and Conditions of this site. Cypress Semiconductor and its suppliers reserve the right to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and materials, its products, programs and services at any time or to move or discontinue any content, products, programs, or services without notice.