Cypress Perform

Home > Design Support > Cypress Developer CommunityTM > Cypress Forums > USB Controllers > GPIF II Designer: What does this warning mean?

Bookmark and Share
Cypress Developer CommunityTM
Forums | Videos | Blogs | Training | Rewards Program | Community Components



GPIF II Designer: What does this warning mean?
Moderator:
RSKV

Post Reply
Follow this topic



GPIF II Designer: What does this warning mean?

byeyear posted on 30 Jan 2012 11:16 PM PST
Top Contributor
29 Forum Posts

Hello,

    When I use GPIF Designer to build cypress supplied interface "sync_slave_fifo_2bit", the following warning message appear:

    "Input signal 'SLWR, PKTEND' are used for the identifying the mirror states and corresponding terms have been removed from outgoing transitions from the state 'IDLE' ".

    What does this mean ?

Best, regards.




Re: GPIF II Designer: What does this warning mean?

aasi posted on 30 Jan 2012 01:44 AM PST
Cypress Employee
1073 Forum Posts

In GPIF II Designer goto Help--> Topics or press F1. In the help file that opens goto

Programming GPIF II state machine -->GPIF II Constraints-->Mirror States

It gives you information on what mirror states are and what exactly GPIF II Designer is trying to do when it says the state machine will be modified internally.

The warning is there just to intimate about the optimization being done.

Regards,

Anand



Re: GPIF II Designer: What does this warning mean?

posted on 08 Feb 2012 10:31 AM PST
Member
4 Forum Posts

Hello ByeYear,

We appreciate your use of GPIF-II Designer.  Since we are in Beta phase we are actively looking for feedback.   Can you please fill out the attached survey and attach to USB3@cypress.com

Thanks,

-Steve Harris

USB 3.0 Marketing

Cypress Semiconductor Corp.



Re: GPIF II Designer: What does this warning mean?

posted on 08 Feb 2012 10:40 AM PST
Member
4 Forum Posts


Re: GPIF II Designer: What does this warning mean?

posted on 08 Feb 2012 10:40 AM PST
Member
4 Forum Posts





ALL CONTENT AND MATERIALS ON THIS SITE ARE PROVIDED "AS IS". CYPRESS SEMICONDUCTOR AND ITS RESPECTIVE SUPPLIERS MAKE NO REPRESENTATIONS ABOUT THE SUITABILITY OF THESE MATERIALS FOR ANY PURPOSE AND DISCLAIM ALL WARRANTIES AND CONDITIONS WITH REGARD TO THESE MATERIALS, INCLUDING BUT NOT LIMITED TO, ALL IMPLIED WARRANTIES AND CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHT. NO LICENSE, EITHER EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, IS GRANTED BY CYPRESS SEMICONDUCTOR. USE OF THE INFORMATION ON THIS SITE MAY REQUIRE A LICENSE FROM A THIRD PARTY, OR A LICENSE FROM CYPRESS SEMICONDUCTOR.

Content on this site may contain or be subject to specific guidelines or limitations on use. All postings and use of the content on this site are subject to the Terms and Conditions of the site; third parties using this content agree to abide by any limitations or guidelines and to comply with the Terms and Conditions of this site. Cypress Semiconductor and its suppliers reserve the right to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and materials, its products, programs and services at any time or to move or discontinue any content, products, programs, or services without notice.