Cypress Perform

Home > Design Support > Cypress Developer CommunityTM > Cypress Forums > USB Controllers > redundant SYNCDELAY in firmware examples

Bookmark and Share
Cypress Developer CommunityTM
Forums | Videos | Blogs | Training | Rewards Program | Community Components



redundant SYNCDELAY in firmware examples
Moderator:
RSKV

Post Reply
Follow this topic



redundant SYNCDELAY in firmware examples

arturasi posted on 17 Jan 2012 2:34 AM PST
Member
6 Forum Posts

Hi,

I am trying to speed up my FX2 firmware and trying to clean up the code. I found that SYNCDELAY macro is used very often in my code and also in firmware examples given by Cypress. For example, code below is taken from C:\Cypress\Cypress Suite USB 3.4.7\Firmware\Bulkloop\bulkloop.c

  ...
  EP2CFG = 0xA2;
  SYNCDELAY;                    
  EP4CFG = 0xA0;
  SYNCDELAY;                    
  EP6CFG = 0xE2;
  ...

As far as I understand from TRM sections 15.15, such a delay should be used in situation when you write some register A then read/write other register B and register B depends in some way on register A. This delay just gives a time for internal hardware to "catch" new value & update all others that depend on it.

So in the given example because we only write registers, there is no need for such delays, right? Please correct me if I am wrong.

Best regards, Arturas




Re: redundant SYNCDELAY in firmware examples

PRJI posted on 19 Jan 2012 10:15 PM PST
Cypress Employee
333 Forum Posts

 Hallo,

        Yes, here no delays are required.

 

  EP2CFG = 0xA2;   SYNCDELAY;                       EP4CFG = 0xA0;   SYNCDELAY;                       EP6CFG = 0xE2;    But keep in mind delay is required between a write to any register in  the 0xE600-0xE6FF range and a write to one of the registers in Table 15-20 of TRM.

 

Thanks

Prajith



Re: redundant SYNCDELAY in firmware examples

PRJI posted on 19 Jan 2012 10:18 PM PST
Cypress Employee
333 Forum Posts

 

 Hallo,

        Yes, here no delays are required.

      EP2CFG = 0xA2;SYNCDELAY; EP4CFG = 0xA0; SYNCDELAY; EP6CFG = 0xE2;

But keep in mind delay is required between a write to any register in  the 0xE600-0xE6FF range and a  write to one of the registers in Table 15-20 of TRM.  Thanks, Prajith






ALL CONTENT AND MATERIALS ON THIS SITE ARE PROVIDED "AS IS". CYPRESS SEMICONDUCTOR AND ITS RESPECTIVE SUPPLIERS MAKE NO REPRESENTATIONS ABOUT THE SUITABILITY OF THESE MATERIALS FOR ANY PURPOSE AND DISCLAIM ALL WARRANTIES AND CONDITIONS WITH REGARD TO THESE MATERIALS, INCLUDING BUT NOT LIMITED TO, ALL IMPLIED WARRANTIES AND CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHT. NO LICENSE, EITHER EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, IS GRANTED BY CYPRESS SEMICONDUCTOR. USE OF THE INFORMATION ON THIS SITE MAY REQUIRE A LICENSE FROM A THIRD PARTY, OR A LICENSE FROM CYPRESS SEMICONDUCTOR.

Content on this site may contain or be subject to specific guidelines or limitations on use. All postings and use of the content on this site are subject to the Terms and Conditions of the site; third parties using this content agree to abide by any limitations or guidelines and to comply with the Terms and Conditions of this site. Cypress Semiconductor and its suppliers reserve the right to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and materials, its products, programs and services at any time or to move or discontinue any content, products, programs, or services without notice.

Spec No: None; Sunset Owner: GRAA; Secondary Owner: RAIK; Sunset Date: 01/01/20