Cypress Perform

Home > Design Support > Cypress Developer CommunityTM > Cypress Forums > USB Controllers > regarding configuring the controller as slave fifo mode

Bookmark and Share
Cypress Developer CommunityTM
Forums | Videos | Blogs | Training | Rewards Program | Community Components



regarding configuring the controller as slave fifo mode
Moderator:
RSKV

Post Reply
Follow this topic



regarding configuring the controller as slave fifo mode

vishal posted on 17 Apr 2009 1:52 AM PST

1 Forum Post
hi,
I am new to design side. so can u please help me out?
I am using CY7C68013A.
i want to interface controller with fpga using slave fifo interface. but i do not know how to configure the controller and what data content should i write into controller registers to set it as a slave fifo? How can i configure the controller? Do i have to use any EEPROM to configure the controller? If so, then what registers value i have to load in EEPROM? And how EEPROM will configure the controller?

Thanks & Regards


Re: regarding configuring the controller as slave fifo mode

aasi posted on 17 Apr 2009 05:37 AM PST
Cypress Employee
1090 Forum Posts
Download the technical reference manual of fx2lp... it has code snippets to implement slave fifo (actually 90% of the code)...

Re: regarding configuring the controller as slave fifo mode

andrewsobotka posted on 20 Apr 2009 01:54 PM PST
Top Contributor
40 Forum Posts
aasi is correct, the Technical Reference Manual for the FX2LP is the primary bible for any FX2 developer. It's a huge document.

Additionally, if you are using an FPGA, I highly recommend looking at the actual FX2LP datasheet. There is so much information in the TRM that one often forgets about what's in the datasheet. There is a wealth of timing information, including some anomalies regarding FIFO interface. For example, the setup and hold times for the Slave FIFO pins changes drastically depending on whether the IFCLK is internal or external. Another example is that the FIFO address bus' setup time is greater than one IFCLK cycle at 48 MHz. Finally, it shows timing diagrams for burst reads and writes to the slave FIFO interface.




ALL CONTENT AND MATERIALS ON THIS SITE ARE PROVIDED "AS IS". CYPRESS SEMICONDUCTOR AND ITS RESPECTIVE SUPPLIERS MAKE NO REPRESENTATIONS ABOUT THE SUITABILITY OF THESE MATERIALS FOR ANY PURPOSE AND DISCLAIM ALL WARRANTIES AND CONDITIONS WITH REGARD TO THESE MATERIALS, INCLUDING BUT NOT LIMITED TO, ALL IMPLIED WARRANTIES AND CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHT. NO LICENSE, EITHER EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, IS GRANTED BY CYPRESS SEMICONDUCTOR. USE OF THE INFORMATION ON THIS SITE MAY REQUIRE A LICENSE FROM A THIRD PARTY, OR A LICENSE FROM CYPRESS SEMICONDUCTOR.

Content on this site may contain or be subject to specific guidelines or limitations on use. All postings and use of the content on this site are subject to the Terms and Conditions of the site; third parties using this content agree to abide by any limitations or guidelines and to comply with the Terms and Conditions of this site. Cypress Semiconductor and its suppliers reserve the right to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and materials, its products, programs and services at any time or to move or discontinue any content, products, programs, or services without notice.

Spec No: None; Sunset Owner: KXP; Secondary Owner: VWA; Sunset Date: 01/01/20